## HD404889/HD404899/HD404878/ HD404868 Series

# Low-Voltage AS Microcomputers with On-Chip LCD Circuit HITACHI 

ADE-202-075D (O)
Rev. 5.0
Feb. 2000

## Description

The HD404889, HD404899, and HD404868 Series comprise low-voltage, 4-bit single-chip microcomputers with a variety of on-chip supporting functions that include an LCD circuit, A/D converter, multifunctional timers, and large-current I/O pins. These devices are suitable for system and display panel control in a wide range of applications, including pagers, remote controllers, and home appliances equipped with an LCD display.

The HD404878 Series comprises low-voltage, 4-bit single-chip microcomputers with no on-chip A/D converter.

Each series is equipped with a 32.768 kHz sub-resonator for realtime clock use, providing a time counting facility, and a variety of low-power modes to reduce current drain.

The HD4074889, HD4074899, and HD4074869 are ZTAT $^{\text {TM }}$ microcomputers with on-chip PROM that drastically shortens development time and ensures a smooth transition from debugging to mass production. (The PROM programming specifications are the same as for the 27256 type.)

ZTAT $^{\text {TM }}$ : Zero Turn-Around Time. ZTAT ${ }^{\text {TM }}$ is a trademark of Hitachi, Ltd.

## Features

- 46 I/O pins (HD404889/HD404899/HD404878 Series)

41 I/O pins (HD404868 Series)
Large-current I/O pins (source: 10 mA max.): 4
Large-current I/O pins (sink: 15 mA max.): 8 (HD404889/HD404899/HD404878 Series) 6 (HD404868 Series)
LCD segment multiplexed pins: 16
Analog input multiplexed pins: 6 (HD404889 and HD404899 Series)
4 (HD404868 Series)

## HD404889/HD404899/HD404878/HD404868 Series

- Four Timer/counters

8-bit timer: 2 (HD404889/HD404899/HD404878 Series)
1 (HD404868 Series)
16-bit timer:1 (Can also be used as two 8-bit timer)

- 8-bit input capture circuit (HD404889/HD404899/HD404878 Series)
- Two timer outputs (including PWM out-put)
- Two event counter inputs (edge-programmable) (HD404889/HD404899/HD404878 Series)

One event counter input (edge-programmable) (HD404868 Series)

- Clock-synchronous 8-bit serial interface
- A/D converter

6 channels $\times 8$-bit (HD404889 Series)
6 channels $\times 10$-bit (HD404899 Series)
4 channels $\times 10$-bit (HD404868 Series)

- LCD controller/driver ( 32 segments $\times 4$ commons) (HD404889/HD404899/HD404878 Series)
( 24 segments $\times 4$ commons) (HD404868 Series)
- On-chip oscillators
- Main clock (ceramic resonator, crystal resonator, or external clock operation possible)
- Sub-clock ( 32.768 kHz crystal resonator)
- Interrupts

External: 3 (including one edge-programmable)
Internal : 6 (HD404889 and HD404899 Series)

$$
\text { : } 5 \text { (HD404878 and HD404868 Series) }
$$

- Subroutine stack up to 16 levels, including interrupts
- Four Low-power dissipation modes
- Module standby (timers, serial interface, A/D converter)
- System clock division software switching ( $1 / 4$ or $1 / 32$ )
- Inputs for return from stop mode (wakeup): 4
- Instruction execution time

Min. $0.89 \mu \mathrm{~s}\left(\mathrm{f}_{\text {OSC }}=4.5 \mathrm{MHz}\right)$

- Operation voltage 1.8 V to 5.5 V


## Cautions about operation!

- Electrical properties presented on the data sheet for the mask ROM and ZTAT ${ }^{\mathrm{TM}}$ versions will surely and sufficiently satisfy the standard values. However, real capabilities, operation margin, noise margin, and other properties may vary depending on differences of manufacturing processes, internal wiring patterns, etc. Therefore, it is requested for users to carry out an evaluation test for each product on an actual system under the same conditions to see its operation.
- Memory register, data area, and stack area values are unstable immediately after power is turned on. They must be initialized before use.


## Ordering Information

HD404889 Series

| Type | Product Name | Model Name | ROM (Words) | RAM (Digits) | Package |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Mask ROM | HD404888 | HD404888H | 8,192 | 1,344 | 80-pin plastic QFP <br> (FP-80A) |
|  |  | HD404888TE |  |  | 80-pin plastic TQFP (TFP-80C) |
|  | HD4048812 | HD4048812H | 12,288 |  | 80-pin plastic QFP (FP-80A) |
|  |  | HD4048812TE |  |  | 80-pin plastic TQFP (TFP-80C) |
|  | HD404889 | HD404889H | 16,384 |  | 80-pin plastic QFP (FP-80A) |
|  |  | HD404889TE |  |  | 80-pin plastic TQFP (TFP-80C) |
|  | HCD404889 | HCD404889 |  |  | Chip*2 |
| ZTAT $^{\text {TM }}$ | HD4074889 | HD4074889H | 16,384 |  | 80-pin plastic QFP** (FP-80A) |
|  |  | HD4074889TE |  |  | 80-pin plastic TQFP*1 (TFP-80C) |

Notes: 1. ZTAT $^{\text {TM }}$ chip shipment is not supported.
2. The specifications of shipped chips differ from those of the package product. Please contact our sales staff for details.

## HD404889/HD404899/HD404878/HD404868 Series

HD404899 Series

| Type | Product Name | Model Name | ROM (Words) | RAM (Digits) | Package |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Mask ROM | HD404898 | HD404898H | 8,192 | 1,344 | 80-pin plastic QFP <br> (FP-80A) |
|  |  | HD404898TE |  |  | 80-pin plastic TQFP <br> (TFP-80C) |
|  | HD4048912 | HD4048912H | 12,288 |  | 80-pin plastic QFP <br> (FP-80A) |
|  |  | HD4048912TE |  |  | 80-pin plastic TQFP <br> (TFP-80C) |
|  | HD404899 | HD404899H | 16,384 |  | 80-pin plastic QFP (FP-80A) |
|  |  | HD404899TE |  |  | 80-pin plastic TQFP <br> (TFP-80C) |
|  | HCD404899 | HCD404899 |  |  | Chip*2 |
| $\mathrm{ZTAT}^{\text {TM }}$ | HD4074899 | HD4074899H | 16,384 |  | 80-pin plastic QFP** <br> (FP-80A) |
|  |  | HD4074899TE |  |  | 80-pin plastic TQFP* ${ }^{*}$ <br> (TFP-80C) |

Notes: 1. ZTAT $^{\text {TM }}$ chip shipment is not supported.
2. The specifications of shipped chips differ from those of the package product. Please contact our sales staff for details. In planning stage.

HD404878 Series

| Type | Product Name | Model Name | ROM (Words) | RAM (Digits) | Package |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Mask ROM | HD404874 | HD 404874 H | 4,096 | 880 | 80-pin plastic QFP <br> (FP-80A) |
|  |  | HD404874TE |  |  | 80-pin plastic TQFP <br> (TFP-80C) |
|  | HD404878 | HD404878H | 8,192 |  | 80-pin plastic QFP (FP-80A) |
|  |  | HD404878TE |  |  | 80-pin plastic TQFP <br> (TFP-80C) |
|  | HCD404878 | HCD404878 |  |  | Chip*2 |
| ZTAT $^{\text {TM }}$ | HD4074889 or HD4074899 is used. ${ }^{* 1}$ |  |  |  |  |

Notes: 1. ZTAT $^{\text {TM }}$ chip shipment is not supported.
2. The specifications of shipped chips differ from those of the package product. Please contact our sales staff for details. In planning stage.

## HITACHI

## HD404889/HD404899/HD404878/HD404868 Series

HD404868 Series

| Type | Product Name | Model Name | ROM (Words) | RAM (Digits) | Package |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Mask ROM | HD404864 | HD404864H | 4,096 | 408 | 64-pin plastic QFP (FP-64A) |
|  |  | HD404864S |  |  | 64-pin plastic DILP (DP-64S) |
|  | HD404868 | HD404868H | 8,192 |  | 64-pin plastic QFP (FP-64A) |
|  |  | HD404868S |  |  | 64-pin plastic DILP (DP-64S) |
|  | HCD404868 | HCD404868 |  |  | Chip*1 |
| ZTAT $^{\text {TM }}$ | HD4074869 | HD4074869H | 16,384 |  | 64-pin plastic QFP (FP-64A) |
|  |  | HD4074869S |  |  | 64-pin plastic DILP (DP-64S) |

Note: 1. In planning stage

## HD404889/HD404899/HD404878/HD404868 Series

## List of Functions



| Product Name |  | HD4074889 | HD404898 | HD4048912 | HD404899 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| ROM (words) |  | 16,384PROM | 8,192 | 12,288 | 16,384 |
| RAM (digit) |  | 1,344 |  |  |  |
| I/O |  | 46 (max) |  |  |  |
| Large-current I/O pins |  | 4 (source, 10 mA max ), 8 (sink, 15 mA max ) |  |  |  |
| LCD segment multiplexed pins |  | 16 |  |  |  |
| Analog input multiplexed pins |  | 6 |  |  |  |
| Timer/counter |  | 16-bit timer: 1 (Can also be used as two 8-bit timer), 8-bit timer: 2 |  |  |  |
| Input capture |  | 8 bit $\times 1$ |  |  |  |
| Timer output |  | 2 (PWM output possible) |  |  |  |
| Event input |  | 2 (edge selection possible) |  |  |  |
| Serial interface |  | 1 (8-bit synchronous) |  |  |  |
| A/D converter |  | 8 bits $\times 6$ channels | 10 bits $\times 6$ channels |  |  |
| LCD circuit |  | Max. $32 \mathrm{seg} \times 4$ com |  |  |  |
| Interrupt sources | External | 3 (edge selection possible for 1 ) |  |  |  |
|  | Internal | 6 |  |  |  |
| Low-power modes |  | 4 |  |  |  |
| Stop mode |  | 0 |  |  |  |
| Watch mode |  | 0 |  |  |  |
| Standby mode |  | 0 |  |  |  |
| Subactive mode |  | 0 |  |  |  |
| Module standby |  | 0 |  |  |  |
| System clock division software switching |  | 0 |  |  |  |
| Main oscillator | Ceramic oscillation | 0 |  |  |  |
|  | Crystal oscillation | 0 |  |  |  |
| Sub-oscillator | Crystal oscillation | O (32.768kHz) |  |  |  |
| Minimum instruction execution time |  | $0.89 \mu \mathrm{~s}\left(\mathrm{f}_{\mathrm{osc}}=4.5 \mathrm{MHz}\right)$ |  |  |  |
| Operating voltage (V) |  | 2.0 to 5.5 | 1.8 to 5.5 |  |  |
| Package |  | 80-pin plastic QFP (FP-80A) 80-pin plastic TQFP (TFP-80C) |  |  |  |
| Guaranteed operation temperature( ${ }^{\circ} \mathrm{C}$ ) |  | -20 to +75 |  |  |  |

HD404889/HD404899/HD404878/HD404868 Series

| Product Name |  | HD40C4899 | HD4074899 | HD404874 | HD404878 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| ROM (words) |  | 16,384 | 16,384PROM | 4,096 | 8,192 |
| RAM (digit) |  | 1,344 |  | 880 |  |
| I/O |  | 46 (max) |  |  |  |
| Large-current I/O pins |  | 4 (source, 10 mA max ), 8 (sink, 15 mA max ) |  |  |  |
| LCD segment multiplexed pins |  | 16 |  |  |  |
| Analog input multiplexed pins |  | 6 |  | - |  |
| Timer/counter |  | 16-bit timer: 1 (Can also be used as two 8-bit timer), 8-bit timer: 2 |  |  |  |
| Input capture |  | 8 bit $\times 1$ |  |  |  |
| Timer output |  | 2 (PWM output possible) |  |  |  |
| Event input |  | 2 (edge selection possible) |  |  |  |
| Serial interface |  | 1 (8-bit synchronous) |  |  |  |
| A/D converter |  | 10 bits $\times 6$ channels |  | - |  |
| LCD circuit |  | Max. $32 \mathrm{seg} \times 4$ com |  |  |  |
| Interrupt sources | External | 3 (edge selection possible for 1 ) |  |  |  |
|  | Internal |  |  |  |  |
| Low-power modes |  | 4 |  |  |  |
| Stop mode |  | 0 |  |  |  |
| Watch mode |  | 0 |  |  |  |
| Standby mode |  | 0 |  |  |  |
| Subactive mode |  | 0 |  |  |  |
| Module standby |  | 0 |  |  |  |
| System clock division software switching |  | 0 |  |  |  |
| Main oscillator | Ceramic oscillation | 0 |  |  |  |
|  | Crystal oscillation | 0 |  |  |  |
| Sub-oscillator | Crystal oscillation | O (32.768kHz) |  |  |  |
| Minimum instruction execution time |  | $0.89 \mu \mathrm{~s}\left(\mathrm{f}_{\mathrm{osc}}=4.5 \mathrm{MHz}\right)$ |  |  |  |
| Operating voltage (V) |  | 1.8 to 5.5 | 2.0 to 5.5 | 1.8 |  |
| Package |  | Chip | 80-pin plastic QFP (FP-80A) 80-pin plastic TQFP (TFP-80C) |  |  |
| Guaranteed operation temperature( ${ }^{\circ} \mathrm{C}$ ) |  | +75 | -20 to +75 |  |  |

## HITACHI

| Product Name |  | HCD404878 | HD404864 | HD404868 | HD4074869 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| ROM (words) |  | 8,192 | 4,096 | 8,192 | 16,384PROM |
| RAM (digit) |  | 880 | 408 |  |  |
| I/O |  | 46 (max) | 41 (max) |  |  |
|  | ent l/O pins | 4 (source, 10 mA max), 8 (sink, 15 mA max) | 4 (source, 10 mA max), 6 (sink, 15 mA max ) |  |  |
|  | LCD segment multiplexed pins | 16 |  |  |  |
|  | ut multiplexed pins | - | 4 |  |  |
| Timer/counter |  | 16-bit timer: 1 (Can also be used as two 8-bit timer), 8-bit timer: 2 | 16-bit timer: 1 (Can also be used as two 8-bit timer), 8 -bit timer: 1 |  |  |
| Input | ture | 8 bit $\times 1$ | - |  |  |
| Timer out |  |  | 2 (PWM output possible) |  |  |
| Event input |  | 2 (edge selection possible) | 1 (edge selection possible) |  |  |
| Serial interface |  |  | 1 (8-bit synchronous) |  |  |
| A/D converter |  | - | 10 bits $\times 4$ channels |  |  |
| LCD circuit |  | $\begin{gathered} \text { Max. } 32 \operatorname{seg} \times \\ 4 \text { com } \end{gathered}$ | Max. 24 seg $\times 4$ com |  |  |
| Interrupt sources | External |  | 3 (edge selection possible for 1) |  |  |
|  | Internal |  | 5 |  |  |
| Low-power modes |  |  | 4 |  |  |
| Stop mode |  |  | 0 |  |  |
| Watch mode |  |  | 0 |  |  |
| Standby mode |  |  | 0 |  |  |
| Subactive mode |  |  | 0 |  |  |
| Module standby |  |  | 0 |  |  |
| System clock division software switching |  |  | 0 |  |  |
| Main oscillator | Ceramic oscillation |  | 0 |  |  |
|  | Crystal oscillation |  | 0 |  |  |
| Sub-oscillator | Crystal oscillation |  | O (32.768kHz) |  |  |
| Minimum instruction execution time |  |  | $0.89 \mu \mathrm{~s}\left(\mathrm{f}_{\mathrm{osc}}=4.5 \mathrm{MHz}\right)$ |  |  |
| Operating voltage (V) |  | 1.8 to 5.5 |  |  | 2.0 to 5.5 |
| Package |  | Chip | 64-pin plastic QFP (FP-64A) <br> 64-pin plastic DILP (DP-64S) |  |  |
|  |  |  |  |  |  |
| Guaranteed operation temperature( ${ }^{\circ} \mathrm{C}$ ) |  | +75 | -20 to +75 |  |  |

## HITACHI

## HD404889/HD404899/HD404878/HD404868 Series

Pin Arrangement


## HITACHI

## HD404889/HD404899/HD404878/HD404868 Series

| HD404878 Series |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| NC■1 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| R71 $\square 3 \quad 58 \square$ SEG18 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| R72 $\square 4 \quad 57 \square$ SEG17 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| R73 $\square 5 \quad 56 \square$ R63/SEG16 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| R80 $\square 6850 \square$ R62/SEG15 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| R81 $\square 780$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| NC $\square 8$ - $53 \square$ R60/SEG13 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| TEST $9 \times 52$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{OSC}_{1} \square 10 \mathrm{FP}-80 \mathrm{~A} \quad 51 \square \mathrm{R} 2 / \mathrm{SEG11}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| OSC2 $\square 11$ TFP-80C $\quad 50 \square$ R51/SEG10 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| GND 12 TFP-80C $49 \square$ R50/SEG9 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| X2 $\square 13$ (Top View) $48 \square$ R43/SEG8 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| X1 $\square 14$ ( $47 \square$ R42/SEG7 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| RESET $\square 15$ ( $46 \square$ R41/SEG6 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| Vcc $\square 16 \quad 45 \square$ R40/SEG5 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| Do/INT0 $\square 17$ ( $44 \square$ R33/SEG4 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| D1/INT1 $\square 18$ ( $43 \square$ R32/SEG3 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  <br>  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

## HD404889/HD404899/HD404878/HD404868 Series



## Pad Arrangement

HCD404889, HCD404899


## HD404889/HD404899/HD404878/HD404868 Series

## Pad Coordinates

HCD404889, HCD404899


| Chip size $(\mathrm{X} \times \mathrm{Y}):$ | $4.63 \times 4.77(\mathrm{~mm})$ |
| :--- | :--- |
| Coordinates: | Pad center |
| Home point position: | Chip center |
| Pad size $(\mathrm{X} \times \mathrm{Y}):$ | $90 \times 90(\mu \mathrm{~m})$ |
| Chip thickness: | $280(\mu \mathrm{~m})$ |


| Pad No. | Pad name | Coodinates |  | Pad No. | Pad name | Coodinates |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\mathbf{X}$ ( $\mu \mathrm{m}$ ) | Y ( $\mu \mathrm{m}$ ) |  |  | X ( $\mu \mathrm{m}$ ) | Y ( $\mu \mathrm{m}$ ) |
| 1 | $\mathrm{AV}_{\text {cc }}$ | -2129 | 1779 | 41 | R30/SEG1 | 2129 | -1787 |
| 2 | R70/AN0 | -2129 | 1589 | 42 | R31/SEG2 | 2129 | -1616 |
| 3 | R71/AN1 | -2129 | 1417 | 43 | R32/SEG3 | 2129 | -1445 |
| 4 | R72/AN2 | -2129 | 1246 | 44 | R33/SEG4 | 2129 | -1273 |
| 5 | R73/AN3 | -2129 | 1074 | 45 | R40/SEG5 | 2129 | -1102 |
| 6 | R80/AN4 | -2129 | 903 | 46 | R41/SEG6 | 2129 | -973 |
| 7 | R81/AN5 | -2129 | 732 | 47 | R42/SEG7 | 2129 | -759 |
| 8 | $\mathrm{AV}_{\text {Ss }}$ | -2129 | 506 | 48 | R43/SEG8 | 2129 | -588 |
| 9 | TEST | -2129 | 103 | 49 | R50/SEG9 | 2129 | -417 |
| 10 | OSC1 | -2129 | -68 | 50 | R51/SE10 | 2129 | -245 |
| 11 | OSC2 | -2129 | -240 | 51 | R52/SEG11 | 2129 | -74 |
| 12 | GND | -2129 | -434 | 52 | R53/SEG12 | 2129 | 98 |
| 13 | X2 | -2129 | -605 | 53 | R60/SEG13 | 2129 | 269 |
| 14 | X1 | -2129 | -776 | 54 | R61/SEG14 | 2129 | 440 |
| 15 | RESETN | -2129 | -948 | 55 | R62/SEG15 | 2129 | 612 |
| 16 | $\mathrm{V}_{\text {cc }}$ | -2129 | -1119 | 56 | R63/SEG16 | 2129 | 783 |
| 17 | DO/INTON | -2129 | -1290 | 57 | SEG17 | 2129 | 954 |
| 18 | D1/INT1 | -2129 | -1462 | 58 | SEG18 | 2129 | 1126 |
| 19 | D2 | -2129 | -1633 | 59 | SEG19 | 2129 | 1297 |
| 20 | D3 | -2129 | -1804 | 60 | SEG20 | 2129 | 1477 |
| 21 | D4 | -1677 | -2199 | 61 | SEG21 | 1588 | 2199 |
| 22 | D5 | -1506 | -2199 | 62 | SEG22 | 1407 | 2199 |
| 23 | D6 | -1335 | -2199 | 63 | SEG23 | 1236 | 2199 |
| 24 | D7 | -1163 | -2199 | 64 | SEG24 | 1064 | 2199 |
| 25 | D8 | -992 | -2199 | 65 | SEG25 | 893 | 2199 |
| 26 | D9 | -821 | -2199 | 66 | SEG26 | 722 | 2199 |
| 27 | D10 | -649 | -2199 | 67 | SEG27 | 550 | 2199 |
| 28 | D11 | -478 | -2199 | 68 | SEG28 | 379 | 2199 |
| 29 | ROO/WUON | -307 | -2199 | 69 | SEG29 | 208 | 2199 |
| 30 | R01/WU1N | -135 | -2199 | 70 | SEG30 | 36 | 2199 |
| 31 | R02/WU2N | 36 | -2199 | 71 | SEG31 | -135 | 2199 |
| 32 | R03/WU3N | 208 | -2199 | 72 | SEG32 | -307 | 2199 |
| 33 | R10/EVNB | 379 | -2199 | 73 | COM1 | -478 | 2199 |
| 34 | R11/EVND | 550 | -2199 | 74 | COM2 | -649 | 2199 |
| 35 | R12/BUZZ | 722 | -2199 | 75 | COM3 | -821 | 2199 |
| 36 | R13/TOB | 893 | -2199 | 76 | COM4 | -992 | 2199 |
| 37 | R20/TOC | 1064 | -2199 | 77 | V3 | -1163 | 2199 |
| 38 | R21/SCKN | 1236 | -2199 | 78 | V2 | -1335 | 2199 |
| 39 | R22/Si/SO | 1407 | -2199 | 79 | V1 | -1506 | 2199 |
| 40 | R23 | 1588 | -2199 | 80 | V0 | -1677 | 2199 |

## HITACHI

## Pad Arrangement

HCD404878


## HD404889/HD404899/HD404878/HD404868 Series

## Pad Coordinates

HCD404878


## HITACHI

## Pin Description

HD404889/HD404899/HD404878 Series

| Item | Symbol | Pin Number <br> FP-80A <br> TFP-80C |  | Function |
| :---: | :---: | :---: | :---: | :---: |
|  |  |  | 1/O |  |
| Power supply | $\mathrm{V}_{\mathrm{Cc}}$ | 16 | - | Apply the power supply voltage to this pin. |
|  | GND | 12 | - | Connect to ground. |
| Test | TEST | 9 | Input | Not for use by the user application. Connect to GND potential. |
| Reset | RESET | 15 | Input | Used to reset the MCU. |
| Oscillation | $\mathrm{OSC}_{1}$ | 10 | Input | Internal oscillator input/output pins. Connect a ceramic resonator, crystal resonator, or external |
|  | $\mathrm{OSC}_{2}$ | 11 | Output | oscillator circuit. |
|  | X1 | 14 | Input | Realtime clock oscillator input/output pins. Connect a 32.768 kHz crystal. If 32.768 kHz |
|  | X2 | 13 | Output | crystal oscillation is not used, fix the $\times 1$ pin to $V_{\text {CC }}$ and leave the $\times 2$ pin open. |
| Port | $\mathrm{D}_{0}-\mathrm{D}_{11}$ | 17-28 | I/O | I/O pins addressed bit by bit. $D_{0}$ to $D_{3}$ are large-current source pins (max. 10 mA ), and $\mathrm{D}_{4}$ to $\mathrm{D}_{11}$ are largecurrent sink pins (max. 15 mA ). |
|  | $\begin{aligned} & \mathrm{RO}_{0}-\mathrm{R6}_{3} \\ & \mathrm{R7}{ }_{0}-\mathrm{RB}_{1} \\ & \hline \end{aligned}$ | 29-56, 2-7 | I/O | I/O pins, addressed in 4-bit units. |
| Interrupt | $\overline{\mathrm{INT}}_{0}, \mathrm{INT}_{1}$ | 17,18 | Input | External interrupt input pins |
| Wakeup | $\overline{\mathrm{WU}}_{0}-\overline{\mathrm{WU}}_{3}$ | 29-32 | Input | Input pins used for transition from stop mode to active mode. |
| Serial interface | $\overline{\text { SCK }}$ | 38 | I/O | Serial interface clock I/O pin |
|  | SI | 39 | Input | Serial interface receive data input pin |
|  | SO | 39 | Output | Serial interface transmit data output pin |
| Timer | TOB,TOC | 36,37 | Output | Timer output pins |
|  | EVNB,EVND | 33,34 | Input | Event count input pins |
| LCD | $\mathrm{V}_{0}-\mathrm{V}_{3}$ | 80-77 | - | LCD driver power supply pins. The on-chip power supply dividing resistor can be disconnected by software. Power supply conditions are: $\mathrm{V}_{\mathrm{CC}} \geq \mathrm{V}_{1} \geq \mathrm{V}_{2} \geq \mathrm{V}_{3} \geq \mathrm{GND}$. |
|  | COM1-COM4 | 73-76 | Output | LCD common signal pins |
|  | SEG1-SEG32 | 41-72 | Output | LCD segment signal pins |
| A/D converter** | $\mathrm{AV}_{\mathrm{CC}}$ | 1 | - | A/D converter power supply pin. Connect as close as possible to the $\mathrm{V}_{\mathrm{Cc}}$ pin so as to be at the same potential as $\mathrm{V}_{\mathrm{Cc}}$. |
|  | $\mathrm{AV}_{\text {SS }}$ | 8 | - | Ground pin for $\mathrm{AV}_{\mathrm{cc}}$. Connect as close as possible to the GND pin so as to be at the same potential as GND. |
|  | $\mathrm{AN}_{0}-\mathrm{AN}_{5}$ | 2-7 | Input | A/D converter analog input pins |
| Buzzer output | BUZZ | 35 | Output | Timer overflow toggle output or divided system clock output pin |
| Other | NC | $1,8^{*}{ }^{2}$ | - | Connect to ground potential. |

Notes: 1. Applies to HD404889 and HD404899 series.
2. Applies to HD404878 series.

## HD404889/HD404899/HD404878/HD404868 Series

HD404868 Series

| Item | Symbol | Pin Number |  |  | Function |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | FP-64A | DP-64S | 1/O |  |
| Power supply | $\mathrm{V}_{\text {CC }}$ | 12 | 19 | - | Apply the power supply voltage to this pin. |
|  | GND | 8 | 15 | - | Connect to ground. |
| Test | TEST | 5 | 12 | Input | Not for use by the user application. Connect to GND potential. |
| Reset | RESET | 11 | 18 | Input | Used to reset the MCU. |
| Oscillation | $\mathrm{OSC}_{1}$ | 6 | 13 | Input | Internal oscillator input/output pins. Connect a ceramic resonator, crystal resonator, or external oscillator circuit. |
|  | $\mathrm{OSC}_{2}$ | 7 | 14 | Output |  |
|  | X1 | 10 | 17 | Input | Realtime clock oscillator input/output pins. Connect a 32.768 kHz crystal. If 32.768 kHz <br> crystal oscillation is not used, fix the $\times 1$ pin to $\mathrm{V}_{\mathrm{CC}}$ and leave the $\times 2$ pin open. |
|  | X2 | 9 | 16 | Output |  |
| Port | $\mathrm{D}_{0}-\mathrm{D}_{9}$ | 13-22 | 20-29 | I/O | I/O pins addressed bit by bit. $D_{0}$ to $D_{3}$ are largecurrent source pins (max. 10 mA ), and $\mathrm{D}_{4}$ to $\mathrm{D}_{9}$ are large-current sink pins (max. 15 mA ). |
|  | $\begin{aligned} & \mathrm{RO}_{0}-\mathrm{RO}_{2} \\ & \mathrm{R1}_{0}-\mathrm{R6}_{3} \\ & \mathrm{R7} 0_{0}-\mathrm{R} 7_{3} \\ & \hline \end{aligned}$ | $\begin{aligned} & 23-25 \\ & 26-49 \\ & 1-4 \end{aligned}$ | $\begin{aligned} & 30-32 \\ & 33-56 \\ & 8-11 \end{aligned}$ | I/O | I/O pins, addressed in 4-bit units. |
| Interrupt | $\overline{\mathrm{NTT}}_{0}, \mathrm{INT}_{1}$ | 13,14 | 20, 21 | Input | External interrupt input pins |
| Wakeup | $\overline{\mathrm{WU}}_{0}-\overline{\mathrm{WU}}_{2}$ | 23-25 | 30-32 | Input | Input pins used for transition from stop mode to active mode. |
| Serial interface | $\overline{\text { SCK }}$ | 31 | 38 | I/O | Serial interface clock I/O pin |
|  | SI | 32 | 39 | Input | Serial interface receive data input pin |
|  | SO | 32 | 39 | Output | Serial interface transmit data output pin |
| Timer | TOB,TOC | 29, 30 | 36, 37 | Output | Timer output pins |
|  | EVNB | 26 | 33 | Input | Event count input pins |
| LCD | $\mathrm{V}_{1}-\mathrm{V}_{3}$ | 64-62 | 7-5 | - | LCD driver power supply pins. The on-chip power supply dividing resistor can be disconnected by software. Power supply conditions are: $\mathrm{V}_{\mathrm{Cc}} \geq \mathrm{V}_{1} \geq \mathrm{V}_{2} \geq \mathrm{V}_{3} \geq \mathrm{GND} .$ |
|  | COM1-COM4 | 58-61 | 1-4 | Output | LCD common signal pins |
|  | SEG1-SEG24 | 34-57 | 41-64 | Output | LCD segment signal pins |
| A/D converter | $\mathrm{AN}_{0}-\mathrm{AN}_{3}$ | 1-4 | 8-11 | Input | A/D converter analog input pins |
| Buzzer output | BUZZ | 28 | 35 | Output | Timer overflow toggle output or divided system clock output pin |

## Block DiagramG




## HITACHI



## HD404889/HD404899/HD404878/HD404868 Series

## Memory Map

## ROM Memory Map

The ROM memory map is shown in figure 1 and is described below.
Vector address area ( $\$ 0000$ to $\$ 000 \mathrm{~F}$ ): When an MCU reset or interrupt handling is performed, the program is executed from the vector address. A JMPL instruction should be used to branch to the start address of the reset routine or the interrupt routine.

Zero page subroutine area ( $\$ 0000$ to $\$ 003 \mathrm{~F}$ ): A branch can be made to a subroutine in the area $\$ 0000$ to $\$ 003 \mathrm{~F}$ with the CAL instruction.

Pattern area $(\$ 0000$ to $\$ 0 \mathrm{FFF})$ : ROM data in the area $\$ 0000$ to $\$ 0 \mathrm{FFF}$ can be referenced as pattern data with the P instruction.

Program area (\$0000 to $\$ 0 \mathrm{FFF}(\mathrm{HD} 404874$, HD404864)), (\$0000 to \$1FFF (HD404888, HD404898, HD404878, HD404868, HCD404878)), (\$0000 to \$2FFF (HD4048812, HD4048912)), (\$0000 to \$3FFF (HD404889, HD404899, HCD404889, HCD404899, HD4074899, HD4074889, HD4074869))

HD404889/HD404899/HD404878/HD404868 Series


Figure 1 ROM Memory Map

## RAM Memory Map

The MCU has on-chip RAM comprising a memory register area, LCD data area, data area, and stack area. In addition to these areas, an interrupt control bit area, special register area, and register flag area are mapped onto RAM memory space as a RAM-mapped register area.The RAM memory map is shown in figure 2 and described below.

Memory register, LCD data area, data area, and stack area values are unstable immediately after power is turned on. They must be initialized before use.

## HITACHI

## HD404889/HD404899/HD404878/HD404868 Series



Figure 2 RAM Memory Map

## HITACHI

Figure 2 RAM Memory Map (cont)

## HD404889/HD404899/HD404878/HD404868 Series



Figure 2 RAM Memory Map (cont)

## HITACHI



Figure 2 RAM Memory Map (cont)

## HD404889/HD404899/HD404878/HD404868 Series

## RAM-mapped register area (\$000 to \$03F):

- Interrupt control bit area (\$000 to \$003)

This area consists of bits used for interrupt control. Its configuration is shown in figure 3. Individual bits can only be accessed by RAM bit manipulation instructions (SEM/SEMD, REM/REMD, TM/TMD). There are restrictions on access to certain bits. The individual bits and instruction restrictions are shown in figure 4.

- Special register area (\$004 to \$01F, \$024 to \$03F)

This area comprises mode registers and data registers for external interrupts, the serial interface, timers, LCD, A/D converter, etc., and I/O pin data control registers. Its configuration is shown in figures 2 and 5. These registers are of three kinds: write-only (W), read-only (R), and read/write (R/W). The SEM/SEMD and REM/REMD instructions can be used on the LCD control register (LCR: \$02C) and the third bit of buzzer mode register (BMR3: \$02E, 3), but RAM bit manipulation instructions cannot be used on the other registers.

- Register flag area (\$020 to \$023)

This area consists of the DTON and WDON flags and interrupt control bits. Its configuration is shown in figure 3. Individual bits can only be accessed by RAM bit manipulation instructions (SEM/SEMD, REM/REMD, TM/TMD). There are restrictions on access to certain bits. The individual bits and instruction restrictions are shown in figure 4.

## Memory register (MR) area (\$040 to \$04F):

In this data area, the 16 memory register digits ( $\mathrm{MR}(0)$ to $\mathrm{MR}(15))$ can also be accessed by the registerregister instructions LAMR and XMRA. The configuration of this area is shown in figure 6.

## LCD data area: $\$ 050$ to $\$ 06$ (HD404889/HD404899/HD404878 Series) \$050 to \$067 (HD404868 Series)

This 32-digit data area stores data to be displayed on an LCD. Data written in this area is automatically outputed to segments as display data. "1" data indicates "on" and "0" data "off" (see the section of the LCD circuit for details).

## Data area: \$090 to \$38F (HD404889/HD404899/HD404878 Series) \$090 to \$1BF (HD404868 Series)

For the 464 digits from $\$ 090$ to $\$ 25 \mathrm{~F}$, the bank can be switched according to the value of the bank register (V: \$03F) (figure 7). The bank register value must always be set when accessing the area from $\$ 090$ to $\$ 25 \mathrm{~F}$. The data area from $\$ 260$ to $\$ 38 \mathrm{~F}$ can be addressed without a bank register setting.

## Stack area (\$3C0 to \$3FF):

This is the stack area used to save the contents of the program counter (PC), status flag (ST), and carry flag (CA) when a subroutine call (CAL or CALL instruction) or interrupt handling is performed. As four digits are used for one level, the area can be used as a subroutine stack with a maximum of 16 levels. The saved data and saved status information are shown in figure 6. The program counter is restored by the RTN and RTNI instructions. The status and carry flags are restored by the RTNI instruction, but are not affected by the RTN instruction. Any part of the area not used for saving can be used as a data area.

## HITACHI

HD404889/HD404899/HD404878/HD404868 Series

| RAM address | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| :---: | :---: | :---: | :---: | :---: |
| \$000 | $\frac{\mathrm{IMWU}^{* 1}}{\mathrm{WUU}_{0} \text { to } \overline{\mathrm{WU}}_{3}}$ interrupt mask) | $\frac{\mathrm{IFWU}^{* 2}}{\left(\mathrm{WU}_{0} \text { to } \overline{\mathrm{WU}}_{3}\right.}$ interrupt request flag) | RSP <br> (Stack pointer reset) | IE (Interrupt enable flag) |
| \$001 | IM1 (INT1 interrupt mask) | IF1 (INT1 interrupt request flag) | IM0 $(\overline{\mathrm{INT}} \mathrm{o}$ interrupt mask) | IF0 $(\overline{\text { INTo interrupt }}$ request flag $)$ |
| $\$ 002$$\$ 003$ | IMTB <br> (Timer B interrupt mask) | IFTB <br> (Timer B interrupt request flag) | IMTA <br> (Timer A interrupt mask) | IFTA (Timer A interrupt request flag) |
|  | IMAD*3 <br> (A/D converter interrupt mask) | IFAD*3 (A/D converter interrupt request flag) | IMTC <br> (Timer C interrupt mask) | IFTC <br> (Timer C interrupt request flag) |
| \$020 | DTON (DTON flag) | ADSF** <br> (A/D start flag) | WDON <br> (Watchdog on flag) | LSON <br> (Low speed on flag) |
| \$021 | GEF <br> (Gear enable flag) | Not used | ICEF <br> (Input capture error flag) | ICSF (Input capture status flag) |
| \$022 | IMTD* $^{*}$ <br> (Timer D interrupt mask) | IFTD*4 (Timer D interrupt request flag) | Not used | Not used |
| \$023 | IMS <br> (Serial interrupt mask) | IFS(Serial interrupt <br> request flag) | Not used | Not used |
|  | IF : Interrupt Request Flag <br> IM : Interrupt Mask <br> IE : Interrupt Enable Flag <br> SP : Stack Pointer |  |  |  |
| Notes: 1. $\overline{\mathrm{WU}}_{0}$ to $\overline{\mathrm{WU}}_{2}$ interrupt mask in the HD404868 Series <br> 2. $\mathrm{WU}_{0}$ to $\overline{W U}_{2}$ interrupt request flag in the HD404868 Series <br> 3. Applies to the HD404889, HD404899, and HD404868 Series. <br> 4. Applies to the HD404889, HD404899, and HD404878 Series. |  |  |  |  |

Figure 3 Interrupt Control Bit and Register Flag Area Configuration

## HD404889/HD404899/HD404878/HD404868 Series

Bits in the interrupt control bit area and register flag area can be set and reset by the SEM or SEMD instruction and the REM or REMD instruction, and tested by the TM or TMD instruction. They are not affected by any other instructions.
The following restrictions apply to individual bits.

|  | SEM/SEMD | REM/REMD | TM/TMD |
| :---: | :---: | :---: | :---: |
| IE | Allowed | Allowed | Allowed |
| IM |  |  |  |
| LSON |  |  |  |
| IF | Not executed | Allowed | Allowed |
| ICSF |  |  |  |
| ICEF |  |  |  |
| GEF | Allowed | Allowed | Inhibited |
| RSP | Not executed | Allowed | Inhibited |
| WDON | Allowed | Not executed | Inhibited |
| ADSF* | Allowed | Inhibited | Allowed |
| DTON | Not executed in active mode | Allowed | Allowed |
|  | Used in subactive mode |  |  |
| Not Used | Not executed | Not executed | Inhibited |

Notes : The WDON bit is reset only by stop mode clearance by means of an MCU reset. Do not use the REM or REMD instruction on the ADSF bit during A/D conversion.
The DTON bit is always in the reset state in active mode.
If the TM or TMD instruction is used on a bit for which its use is prohibited, or on a nonexistent bit, the status flag value will be undetermined.

* Applies to HD404889, HD404899, and HD404868 Series.

Figure 4 Instruction Restrictions


Figure 5 Special Function Register Area

## HITACHI

## HD404889/HD404899/HD404878/HD404868 Series



Figure 5 Special Function Register Area (cont)

HD404878 Series


Figure 5 Special Function Register Area (cont)

## HITACHI

## HD404889/HD404899/HD404878/HD404868 Series

HD404868 Series


Figure 5 Special Function Register Area (cont)

## HITACHI



Figure 6 Configuration of Memory Registers and Stack Area, and Stack Position

| Bank register (V: \$03F) |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Bit | 3 | 2 | 1 | 0 |  |
| Read/Write | - | - | - | R/W |  |
| Initial value on reset | - | - | - | 0 |  |
| Bit name | Not Used | Not Used | Not Used | V0 |  |
|  |  |  |  |  |  |
|  |  |  |  | V0 | Bank area selection |
|  |  |  |  | 0 | Bank 0 is selected |
|  |  |  |  | 1 | Bank 1 is selected |
| Note: After reset, the value in the bank register is 0 , and therefore bank 0 is selected. Applies to HD404889 and HD404899 Series. |  |  |  |  |  |

Figure 7 Bank Register (V)

## HITACHI

## HD404889/HD404899/HD404878/HD404868 Series

## Functional Description

## Registers and Flags

The MCU has nine registers and two flags for CPU operations. they are shown in figure 8 and described below.


## Figure 8 Registers and Flags

## Accumulator (A) and B register (B):

The accumulator and B register are 4-bit registers used to hold the result of an ALU operation, and for data transfer to or from memory, an I/O area, or another register.

## HITACHI

## $\mathbf{W}$ register ( $\mathbf{W}$ ), $\mathbf{X}$ register ( $\mathbf{X}$ ) and $\mathbf{Y}$ register ( $\mathbf{Y}$ ):

The W register is a 2-bit register, and the X and Y registers are 4-bit registers, used for RAM register indirect addressing. The Y register is also used for D port addressing.

## SPX register (SPX) and SPY register (SPY):

The SPX and SPY registers are 4-bit registers used as X register and Y register auxiliary registers, respectively.

## Carry flag (CA):

This flag holds ALU overflow when an arithmetic/logic instruction is executed. It is also affected by the SEC, REC, ROTL, and ROTR instructions. The contents of the carry flag are saved to the stack when interrupt handling is performed, and are restored from the stack by the RTNI instruction (but are not affected by the RTN instruction).

## Status flag (ST):

This flag holds ALU overflow when an arithmetic/logic or compare instruction is executed, and the result of an ALU non-zero or bit test instruction. It is used as the branch condition for the BR, BRL, CAL, and CALL instructions. The status flag is a latch-type flag, and does not change until the next arithmetic/logic, compare, or bit test instruction is executed. After a BR, BRL, CAL, or CALL instruction, the status flag is set to 1 regardless of whether the instruction is executed or skipped. The contents of the status flag are saved to the stack when interrupt handling is performed, and are restored from the stack by the RTNI instruction (but are not affected by the RTN instruction).

## Program counter (PC):

This is a 14 -bit binary counter that holds ROM address information.

## Stack pointer (SP):

The stack pointer is a 10 -bit register that holds the address of the next save space in the stack area. The stack pointer is initialized to $\$ 3 \mathrm{FF}$ by an MCU reset. The stack pointer is decremented by 4 each time data is saved, and incremented by 4 each time data is restored. The upper 4 bits of the stack pointer are fixed at 1111, so that a maximum of 16 stack levels can be used.

There are two ways in which the stack pointer is initialized to $\$ 3$ FF: by an MCU reset as mentioned above, or by resetting the RSP bit with the REM or REMD instruction.

## Reset

An MCU reset is performed by driving the $\overline{\text { RESET }}$ pin low. At power-on, and when subactive mode, watch mode, or stop mode is cleared, $\overline{\text { RESET }}$ should be input for at least RC to provide the oscillation settling time for the oscillator.In other cases, the MCU is reset by inputting $\overline{\text { RESET }}$ for at least two instruction cycles.

Table 1 shows the areas initialized by an MCU reset, and their initial values.

## HD404889/HD404899/HD404878/HD404868 Series

Table 1 (1) Initial Values after MCU Reset

|  |  |  | Initial <br> Item |
| :--- | :--- | :--- | :--- |
| value | Contents |  |  |
| Program counter | (PC) | $\$ 0000$ | Program executed from ROM start address |
| Status flag | (ST) | 1 | Branching by conditional branch instruction enabled |
| Stack pointer | (SP) | $\$ 3 F F$ | Stack level is 0 |
| Interrupt | Interrupt enable flag | (IE) | 0 |
|  | All interrupts disabled |  |  |
| flags/ mask Interrupt request flag | (IF) | 0 | No interrupt requests |
|  | Interrupt mask | (IM) | 1 |

Table 1 (1) (cont) Initial Values after MCU Reset

| Item |  | Abbr. | Initial value | Contents |
| :---: | :---: | :---: | :---: | :---: |
| Serial interface | Serial mode register 1 | (SMR1) | 0000 | See serial mode register 1 section |
|  | Serial mode register 2 | (SMR2) | -0X- | See serial mode register 2 section |
|  | Serial data register | (SRU,L) | \$XX |  |
|  | Octal counter |  | 000 |  |
| A/D converter | A/D mode register | (AMR) | 0000 | See A/D mode register section |
|  | A/D data register (HD404889 Series) | (ADRU,L) | \$7F | See A/D data register section |
|  | A/D data register (HD404899 Series) | (ADRU,M,L) | \$1FF | See A/D data register section |
| LCD | LCD control register | (LCR) | 0000 | See LCD control register section |
|  | LCD mode register | (LMR) | 0000 | See LCD duty/clock control register section |
| Bit registers | Low speed on flag | (LSON) | 0 | See low-power mode section |
|  | Watchdog timer on flag | (WDON) | 0 | See timer C section |
|  | A/D start flag | (ADSF) | 0 | See A/D converter section |
|  | Direct transfer on flag | (DTON) | 0 | See low-power mode section |
|  | Input capture status flag | (ICSF) | 0 | See timer D section |
|  | Input capture error flag | (ICEF) | 0 | See timer D section |
|  | Gear enable flag | (GEF) | 0 | See system clock gear function |
| Others | Miscellaneous register | (MIS) | 0-00 | See low-power mode and input/output sections |
|  | System clock select register | (SSR) | 0000 | See low-power mode and oscillator circuit sections |
|  | Module standby register 1 | (MSR1) | -000 | See timer section |
|  | Module standby register 2 | (MSR2) | --00 | See serial interface and A/D converter sections |
|  | Buzzer mode register | (BMR) | 0000 | See Buzzer mode register section |

Notes: 1. The state of registers and flags other than those listed above after an MCU reset is shown in table 1 (2).
2. X : Indicates invalid value, - indicates that the bit does not exist.

## HD404889/HD404899/HD404878/HD404868 Series

Table 1 (2) Initial Values after MCU Reset

| Item | Abbr. | After Stop Mode Clearance by $\overline{W U}_{0}$ to $\overline{W U}_{3}$ Input | After Other MCU Reset |
| :---: | :---: | :---: | :---: |
| Carry flag | (CA) | Retain value immediately prior to entering stop mode | Value immediately prior to MCU reset is not guaranteed. Must be initialized by program. |
| Accumulator | (A) |  |  |
| B register | (B) |  |  |
| W register | (W) |  |  |
| X/SPX register | (X/SPX) |  |  |
| Y/SPY register | (Y/SPY) |  |  |
| RAM |  |  |  |

## Interrupts

There are a total of nine interrupt sources, comprising wakeup input ( $\overline{\mathrm{WU}}_{0}$ to $\overline{\mathrm{WU}}_{3}$ ), external interrupts $\left(\overline{\mathrm{INT}}_{0}, \mathrm{INT}_{1}\right)$, timer/counter (timer A, timer B, timer C, timer D) interrupts, a serial interface interrupt, and an $\mathrm{A} / \mathrm{D}$ converter interrupt.

Each interrupt source is provided with an interrupt request flag, interrupt mask, and vector address, used for storing and controlling interrupt requests. In addition, an interrupt enable flag is provided to control interrupts as a whole.

Of the interrupt sources, timers $B$ and $D$ share the same vector address, and the $A / D$ converter and serial interface also share the same vector address. Software must therefore determine which of the interrupt sources is requesting an interrupt at the start of interrupt handling.

## Interrupt control bits and interrupt handling:

The interrupt control bits are mapped onto RAM addresses $\$ 000$ to $\$ 003$ and $\$ 022$ to $\$ 023$, and can be accessed by RAM bit manipulation instructions. However, the interrupt request flags (IF) cannot be set by software. When the MCU is reset, the interrupt enable flag (IE) and interrupt request flags (IF) are initialized to 0 , and the interrupt masks (IM) are initialized to 1 .

Figure 9 shows a block diagram of the interrupt control circuit, table 2 shows interrupt priorities and vector addresses, and table 3 lists the conditions for executing interrupt handling for each of the nine kinds of interrupt source. When the interrupt request flag is set to 1 and the interrupt mask is cleared to 0 , an interrupt is requested. If the interrupt enable flag is set to 1 at this time, interrupt handling is started. The vector address corresponding to the interrupt source is generated by the priority control circuit.

The interrupt handling sequence is shown in figure 10, and the interrupt handling flowchart in figure 11. When an interrupt is accepted, execution of the previous instruction is completed in the first cycle. In the second cycle, the interrupt enable flag (IE) is reset. In the second and third cycles, the contents of the carry flag, status flag, and program counter are saved on the stack. In the third cycle, a jump is made to the vector address and instruction execution is resumed from that address.

## HITACHI

## HD404889/HD404899/HD404878/HD404868 Series

In each vector address area, a JMPL instruction should be written that branches to the start address of the interrupt routine. In the interrupt routine, the interrupt request flag that caused interrupt handling must be reset by software.

Table 2 Vector Addresses and Interrupt Priorities

| Interrupt Source | Priority | Vector Address |
| :--- | :--- | :--- |
| RESET | - | $\$ 0000$ |
| $\overline{\mathrm{WU}}_{0}$ to $\overline{\mathrm{WU}}_{3}$ | 1 | $\$ 0002$ |
| $\overline{\mathrm{NT}}_{0}$ | 2 | $\$ 0004$ |
| $\mathrm{INT}_{1}$ | 3 | $\$ 0006$ |
| Timer A | 4 | $\$ 0008$ |
| Timer B, D | 5 | $\$ 000 \mathrm{~A}$ |
| Timer C | 6 | $\$ 000 \mathrm{C}$ |
| Serial interface, A/D converter | 7 | $\$ 000 \mathrm{E}$ |

HD404889/HD404899/HD404878/HD404868 Series


Figure 9 Block Diagram of Interrupt Control Circuit

## HITACHI

Table 3 Interrupt Processing and Activation Conditions

| Interrupt Control Bit | Interrupt Source |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\overline{\mathrm{WU}}_{0}$ to $\overline{W U}_{3}$ | $\overline{\mathbf{I N T}}_{0}$ | INT ${ }_{1}$ | Timer A | Timer B or Timer D | Timer C | A/D or Serial |
| IE | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| IFWU $\overline{\text { IMWU }}$ | 1 | 0 | 0 | 0 | 0 | 0 | 0 |
| IFO.IM0 | * | 1 | 0 | 0 | 0 | 0 | 0 |
| IF1.IM1 | * | * | 1 | 0 | 0 | 0 | 0 |
| IFTA.IMTA | * | * | * | 1 | 0 | 0 | 0 |
| IFTB.IMTB+IFTD.IMTD | * | * | * | * | 1 | 0 | 0 |
| IFTC. $\overline{\mathrm{IMTC}}$ | * | * | * | * | * | 1 | 0 |
| IFAD.IMAD+IFS. $\overline{\mathrm{IMS}}$ | * | * | * | * | * | * | 1 |

Note: * Operation is not affected whether the value is 0 or 1 .


Figure 10 Interrupt Sequence

## HITACHI



Figure 11 Interrupt Handling Flowchart

## HITACHI

Interrupt enable flag (IE: \$000,0):
The interrupt enable flag controls interrupt enabling/disabling of all interrupt requests as shown in table 4. The interrupt enable flag is reset by interrupt handling and set by the RTNI instruction.

Table 4 Interrupt Enable Flag (IE: \$000,0)

| Interrupt Enable Flag(IE) | Interrupt Enabling/Disabling |
| :--- | :--- |
| 0 | Interrupts disabled |
| 1 | Interrupts enabled |

## Wakeup interrupt request flag (IFWU: \$000,2):

The wakeup interrupt request flag (IFWU) is set by the detection of a falling edge in $\overline{\mathrm{WU}}_{0}$ to $\overline{\mathrm{WU}}_{3}$ input in active mode, subactive mode, watch mode, or standby mode. In stop mode, when a falling edge is detected at the wakeup pin, the MCU waits for the oscillation settling time, then switches to active mode. The wakeup interrupt request flag (IFWU) is not set in this case.

Wakeup interrupt mask (IMWU: \$000,3):
This bit masks an interrupt request by the wakeup interrupt request flag.


Figure 12 Edge Detection Select Register (ESR)

## HD404889/HD404899/HD404878/HD404868 Series

External interrupt request flags (IF0, IF1: \$001):
IF0 is set by a falling edge in the $\overline{\mathrm{INT}}_{0}$ input, and IF1 is set by a rising edge, falling edge, or both edges in the $\mathrm{INT}_{1}$ input (table 5).

Interrupt edge selection is performed by means of the edge detection select register (ESR: \$006) (figure 12).

Table 5 External Interrupt Request Flags (IF0, IF1: \$001)
External Interrupt Request Flags

| (IFO, IF1) | Interrupt Request |
| :--- | :--- |
| 0 | No external interrupt request |
| 1 | External interrupt request generated |

External interrupt masks (IM0, IM1: \$001):
These bits mask interrupt requests by the external interrupt request flags (table 6).
Table 6 External Interrupt Mask (IM: \$001)
External Interrupt Masks

| (IM0, IM1) | Interrupt Request |
| :--- | :--- |
| 0 | External interrupt request enabled |
| 1 | External interrupt request masked (held pending) |

Timer A interrupt request flag (IFTA: \$002,0):
The timer A interrupt request flag is set by timer A overflow output (table 7).
Table 7 Timer A Interrupt Request Flag (IFTA: \$002,0)
Timer A Interrupt Request

| Flag(IFTA) | Interrupt Request |
| :--- | :--- |
| 0 | No timer A interrupt request |
| 1 | Timer A interrupt request generated |

Timer A interrupt mask (IMTA: \$002,1):
This bit masks an interrupt request by the timer A interrupt request flag (table 8).
Table 8 Timer A Interrupt Mask (IMTA: \$002,1)
Timer A Interrupt Mask (IMTA) Interrupt Request

| 0 | Timer A interrupt request enabled |
| :--- | :--- |
| 1 | Timer A interrupt request masked (held pending) |

Timer B interrupt request flag (IFTB: \$002,2):
The timer B interrupt request flag is set by timer B overflow output (table 9).
Table 9 Timer B Interrupt Request Flag (IFTB: \$002,2)
Timer B Interrupt Request Flag

| (IFTB) | Interrupt Request |
| :--- | :--- |
| 0 | No timer B interrupt request |
| 1 | Timer B interrupt request generated |

Timer B interrupt mask (IMTB: \$002,3):
This bit masks an interrupt request by the timer B interrupt request flag (table 10).
Table 10 Timer B Interrupt Mask (IMTB: \$002,3)

| Timer B Interrupt Mask (IMTB) | Interrupt Request |
| :--- | :--- |
| 0 | Timer B interrupt request enabled |
| 1 | Timer B interrupt request masked (held pending) |

Timer C interrupt request flag (IFTC: \$003,0):
The timer C interrupt request flag is set by timer C overflow output (table 11).
Table 11 Timer C Interrupt Request Flag (IFTC: \$003,0)

| Timer C Interrupt Request Flag <br> (IFTC) | Interrupt Request |
| :--- | :--- |
| 0 | No timer C interrupt request |
| 1 | Timer C interrupt request generated (held pending) |

Timer C interrupt mask (IMTC: \$003,1):
This bit masks an interrupt request by the timer $C$ interrupt request flag (table 12).
Table 12 Timer C Interrupt Mask (IMTC: \$003,1)

| Timer C Interrupt Mask (IMTC) | Interrupt Request |
| :--- | :--- |
| 0 | Timer C interrupt request enabled |
| 1 | Timer C interrupt request masked (held pending) |

## HD404889/HD404899/HD404878/HD404868 Series

Timer D interrupt request flag (IFTD: \$022,2): (Applies to HD404889, HD404899, and HD404878 Series)
The timer D interrupt request flag is set by timer D overflow output, or by an EVND input edge when used as an input capture timer (table 13).

Table 13 Timer D Interrupt Request Flag (IFTD: \$022,2)
Timer D Interrupt Request Flag
(IFTD)

| 0 | No timer D interrupt request |
| :--- | :--- |
| 1 | Timer D interrupt request generated |

Timer D interrupt mask (IMTD: \$022,3): (Applies to HD404889, HD404899, and HD404878 Series) This bit masks an interrupt request by the timer D interrupt request flag (table 14).

Table 14 Timer D Interrupt Mask (IMTD: \$022,3)
Timer D Interrupt Mask (IMTD) Interrupt Request

| 0 | Timer D interrupt request enabled |
| :--- | :--- |
| 1 | Timer D interrupt request masked (held pending) |

Serial interrupt request flag (IFS: \$023,2):
The serial interrupt request flag is set on completion of serial data transfer, or if data transfer is halted midway (table 15).

Table 15 Serial Interrupt Request Flag (IFS: \$023,2)
Serial Interrupt Request Flag (IFS) Interrupt Request

| 0 | No serial interrupt request |
| :--- | :--- |
| 1 | Serial interrupt request generated |

Serial interrupt mask (IMS: \$023,3):
This bit masks an interrupt request by the serial interrupt request flag (table 16).
Table 16 Serial Interrupt Mask (IMS: \$023,3)
Serial Interrupt Mask (IMS) Interrupt Request

| 0 | Serial interrupt request enabled |
| :--- | :--- |
| 1 | Serial interrupt request masked (held pending) |

## HITACHI

A/D interrupt request flag (IFAD: \$003,2): (Applies to HD404889, HD404899, and HD404868 Series) The A/D interrupt request flag is set on completion of A/D conversion (table 17).

Table 17 A/D Interrupt Request Flag (IFAD: \$003,2)
A/D Interrupt Request Flag (IFAD) Interrupt Request

| 0 | No A/D interrupt request |
| :--- | :--- |
| 1 | A/D interrupt request generated |

A/D interrupt mask (IMAD: \$003,3): (Applies to HD404889, HD404899, and HD404868 Series)
This bit masks an interrupt request by the A/D interrupt request flag (table 18).
Table 18 A/D Interrupt Mask (IMAD: \$003,3)
Serial Interrupt Mask (IMAD) Interrupt Request

| 0 | A/D interrupt request enabled |
| :--- | :--- |
| 1 | A/D interrupt request masked (held pending) |

## HD404889/HD404899/HD404878/HD404868 Series

## Operating Modes

The five operating modes shown in table 19 can be used for the MCU.
The function of each mode is shown in table 20, and the state transition diagram among each mode in figure 13.

Table 19 Operating Modes and Clock Status

|  |  | Mode Name |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Active | Standby | Stop | Watch | Subactive*2 |
| Activation method |  | $\overline{\text { RESET }}$ <br> cancellation, interrupt request, $\overline{\mathrm{WU}}_{0}$ to $\overline{\mathrm{WU}}_{3}$ input in stop mode STOP/SBY instruction in subactive mode (when direct transfer is selected) | SBY <br> instruction | STOP <br> instruction when $\text { TMA3 = } 0$ | STOP <br> instruction when TMA3 $=1$ | $\overline{\mathrm{INT}}_{0} /$ timer A or $\overline{\mathrm{WU}}_{0}$ to $\overline{\mathrm{WU}}_{3}$ interrupt request in watch mode |
| Status | System oscillator | OP | OP | Stopped | Stopped | Stopped |
|  | Subsystem oscillator | OP | OP | OP *1 | OP | OP |
| Cancellation method |  | RESET <br> input, STOP/SBY instruction | RESET <br> input, <br> interrupt <br> request | RESET <br> input, $\overline{\mathrm{WU}}_{0}$ to $\overline{\mathrm{WU}}_{3}$ input | RESET <br> input, <br> $\overline{\mathrm{INT}}_{0} /$ timer A or $\overline{\mathrm{WU}}_{0}$ to $\overline{\mathrm{WU}}_{3}$ interrupt request | RESET input, STOP/SBY instruction |

Notes: OP: implies in operation.

1. Operating or stopping the oscillator can be selected by setting bit 3 of the system clock select register (SSR: \$004)
2. Subactive mode is an optional function; specify it on the fnction option list.

| Table 20 | Operation in Low-Power Dissipation Modes |  |  |  |
| :--- | :--- | :--- | :--- | :--- |
| Function | Stop Mode | Watch mode | Standby Mode | Subactive Mode*3 |
| CPU | Retained | Retained | Retained | OP |
| RAM | Retained | Retained | Retained | OP |
| Timer A | Stopped | OP | OP | OP |
| Timer B | Stopped | Stopped | OP | OP |
| Timer C | Stopped | Stopped | OP | OP |
| Timer D*4 | Stopped | Stopped | OP | OP |
| Serial interface | Stopped ${ }^{* 1}$ | Stopped ${ }^{* 1}$ | OP | OP |
| A/D *5 | Stopped | Stopped | OP | Stopped |
| LCD | Stopped | OP ${ }^{* 2}$ | OP | OP |
| I/O | Retained | Retained | Retained | OP |
| Not OP: | in oprin |  |  |  |

Notes: OP: implies in operation.

1. Transmission/Reception is activated if a clock is input in external clock mode. However, interrupts stop.
2. When a 32 kHz clock source is used.
3. Subactive mode is an optional function specified on the function option list.
4. Applies to HD404889, HD404899, and HD404878 Series.
5. Applies to HD404889, HD404899, and HD404868 Series.

## HD404889/HD404899/HD404878/HD404868 Series



Figure 13 MCU Status Transitions

## HITACHI

## Active mode:

In active mode all functions operate. In this mode, the MCU operates on clocks generated by the $\mathrm{OSC}_{1}$ and $\mathrm{OSC}_{2}$ oscillator circuits.

## Standby mode:

In standby mode the oscillators continue to operate but clocks relating to instruction execution halt. As a result, CPU operation stops, and registers, RAM, and the D port/R port set for output retain their state immediately prior to entering standby mode. Interrupts, timers, the serial interface, and other peripheral functions continue to operate.

Power consumption is lower than in active mode due to the halting of the CPU.
The MCU is switched to standby mode by executing the SBY instruction in active mode. Standby mode is cleared by $\overline{\text { RESET input or an interrupt request. When standby mode is cleared by } \overline{\text { RESET }} \text { input, an MCU }}$ reset is performed. When standby mode is cleared by an interrupt request, the MCU enters active mode and executes a instruction following the SBY instruction. After executing the instruction, if the interrupt enable flag is set to 1 , interrupt handling is executed; if the interrupt enable flag is cleared to 0 , the interrupt request is held pending and normal instruction execution is continued.

MCU operation flowchart is shown in figure 14.

## HD404889/HD404899/HD404878/HD404868 Series



Figure 14 MCU Operation Flowchart

## HITACHI

## Stop mode:

In stop mode, all MCU function stop except that states prior to entry into stop mode are retained. This mode thus has the lowest power consumption of all operating mode.

In stop mode, the $\mathrm{OSC}_{1}$ and $\mathrm{OSC}_{2}$ oscillators stop. Bit 3 (SSR3) of the system clock select register (SSR: $\$ 004$ ) (figure 24) can be used to select the active $(=0)$ or stopped $(=1)$ state for the X1 and X2 oscillators.

The MCU is switched to stop mode by executing a STOP instruction while bit 3 (TMA3) of timer mode register A (TMA: $\$ 00 \mathrm{~F}$ ) is cleared to 0 in active mode. Stop mode is cleared by $\overline{\mathrm{RESET}}$ or $\overline{\mathrm{W}} \overline{\mathrm{U}}_{0}$ to $\overline{\mathrm{WU}}_{3}$ input. When stop mode is cleared by RESET, the RESET signal should be input for at least the oscillation settling time (tRC) (see "AC Characteristics") shown in figure 15. Then, the MCU is initialized and starts instruction execution from the start (address 0 ) of the program.

When the MCU detects a falling edge at $\overline{W U}_{0}$ to $\overline{W U}_{3}$ in stop mode, it automatically waits for the oscillation settling time, then switches to active mode. After the transition to active mode, the MCU resumes program execution from the instruction following the STOP instruction.

If stop mode is cleared by wakeup input, RAM data and registers retain their values prior to entering stop mode.


Figure 15 Timing Chart for Clearing Stop Mode by RESET Input
Note: If stop mode is cleared by wakeup input when an external clock is used as the system clock (OSC1), the subclock should not be stopped in stop mode.

## Watch mode:

In watch mode, the realtime clock function (timer A) and LCD function using the X1 and X2 oscillators operate, but other functions stop. This mode thus has the second lowest power consumption after stop mode, and is useful for performing realtime clock display only.

In watch mode, the $\mathrm{OSC}_{1}$ and $\mathrm{OSC}_{2}$ oscillators stop but the X 1 and X 2 oscillators continue to operate.
The MCU is switched to watch mode by executing a STOP instruction while TMA3 $=1$ in active mode, or by executing a STOP/SBY instruction in subactive mode.

## HD404889/HD404899/HD404878/HD404868 Series

Watch mode is cleared by $\overline{\operatorname{RESET}}$ input or an $\overline{\mathrm{INT}}_{0}$, timer A or $\overline{\mathrm{WU}}_{0}$ to $\overline{\mathrm{WU}}_{3}$ interrupt request. For $\overline{\mathrm{RESET}}$ input, refer to the section on stop mode. When watch mode is cleared by an $\overline{\mathrm{INT}}_{0}$, timer A or $\overline{\mathrm{WU}}_{0}$ to $\overline{\mathrm{WU}}_{3}$ interrupt request, the mode transition depends on the value of the LSON bit: the MCU enters active mode if $\mathrm{LSON}=0$, and enters subactive mode if $\mathrm{LSON}=1$. In the case of a transition to active mode, interrupt request generation is delayed to secure the oscillation settling time: the delay is the tRC set time for the timer A interrupt, and, for the $\overline{\mathrm{INT}}_{0}$ interrupt or $\overline{\mathrm{WU}}_{0}$ to $\overline{\mathrm{WU}}_{3}$ interrupt, $\mathrm{Tx}\left(\mathrm{T}+\mathrm{t}_{\mathrm{RC}}<\mathrm{Tx}<2 \mathrm{~T}+\mathrm{t}_{\mathrm{RC}}\right)$ if bit 1 and 0 (MIS1, MIS0) of the miscellaneous register are set to 00 , or $T x\left(t_{R C}<T x<T+t_{R C}\right)$ if MIS1 and MIS0 are set to 01 or 10 (figures 16 and 17). Other operations when the transition is made are the same as when watch mode is cleared (figure 14).

## Subactive mode:

In subactive mode, the $\mathrm{OSC}_{1}$ and $\mathrm{OSC}_{2}$ oscillator circuits stop and the MCU operates on clocks generated by the X 1 and X 2 oscillator circuits. In this mode, functions other than the $\mathrm{A} / \mathrm{D}$ converter operate, but since the operating clocks are slow, power consumption is the lowest after watch mode.

A CPU instruction processing speed of $244 \mu \mathrm{~s}$ or $122 \mu \mathrm{~s}$ can be selected according to whether bit 2 (SSR2) of the system clock select register (SSR: \$004) is set to 1 or cleared to 0 . The value of the SSR2 bit should be changed $(0 \rightarrow 1$ or $1 \rightarrow 0)$ only in active mode. If the value is changed in subactive mode, the MCU may operate incorrectly.

Subactive mode is cleared by executing a STOP/SBY instruction. A transition is then made to either watch mode or active mode according to the value of the low speed on flag (LSON: \$020,0) and the direct transfer on flag (DTON: \$020,3).

Subactive mode is a function option, and should be specified in the function option list.

## Interrupt frame:

In watch mode and subactive mode, $\emptyset_{\text {CLK }}$ is supplied to the timer $\mathrm{A}, \overline{\mathrm{WU}}_{0}$ to $\overline{\mathrm{WU}}_{3}$, and $\overline{\mathrm{INT}}_{0}$ acceptance circuits. Prescaler W and timer A operate as time bases, and generate interrupt frame timing. Either of two values can be selected for the interrupt frame period, T, by means of the miscellaneous register (MIS: \$005) (figure 17).

In watch mode and subactive mode, the timing for generation of timer $\mathrm{A}, \overline{\mathrm{INT}}_{0}$ and $\overline{\mathrm{WU}}_{0}$ to $\overline{\mathrm{WU}}_{3}$ interrupts is synchronized with the interrupt frame. Except for the case of an active mode transition, the interrupt strobe timing is used for interrupt request generation. Timer A generates overflow and interrupt requests at the interrupt strobe timing.


Figure 16 Interrupt Frame


Figure 17 Miscellaneous Register (MIS)

## HITACHI

## HD404889/HD404899/HD404878/HD404868 Series

## Direct transition from subactive to active mode:

A direct transition can be made from subactive mode to active mode by controlling the direct transfer on flag (DTON: $\$ 020,3$ ) and low speed on flag (LSON: $\$ 020,0$ ). The procedure is shown below.
(a) Set $\mathrm{LSON}=0$ and $\mathrm{DTON}=1$ in subactive mode.
(b) Execute a STOP or SBY instruction.
(c) After the lapse of the MCU internal processing time and the oscillation settling time, the MCU automatically switches from subactive mode to active mode (figure 18).

Notes: 1. The DTON flag $(\$ 020,3)$ can be set in only subactive mode. It is always in the reset state in active mode.
2. The condition for transition time $\mathrm{T}_{\mathrm{D}}$ from the subactive mode to active mode is as follows: $\mathrm{t}_{\mathrm{RC}}<\mathrm{T}_{\mathrm{D}}<\mathrm{T}+\mathrm{t}_{\mathrm{RC}}$.


Figure 18 Direct Transition Timing

## MCU operation sequence:

The MCU operates in accordance with the flowchart shown in figure 19. $\overline{\text { RESET }}$ input is asynchronous input, and the MCU immediately enters the reset state upon $\overline{\text { RESET input, regardless of its current state. }}$

In the low-power mode operation sequence, if a STOP/SBY instruction is executed while the IE flag is cleared and the interrupt flag is set, releasing the relevant interrupt mask, the STOP/SBY instruction is canceled (regarded as NOP) and the next instruction is executed. Therefore, when executing a STOP/SBY instruction, all interrupt flags must be cleared, or interrupts masked, beforehand.


Figure 19 MCU Operating Sequence (Low-Power Mode Operation)

## HD404889/HD404899/HD404878/HD404868 Series

## Usage notes:

In watch mode and subactive mode, an interrupt will not be detected correctly if the $\overline{\mathrm{INT}}_{0}$ or $\overline{\mathrm{WU}}_{0}$ to $\overline{\mathrm{WU}}_{3}$ high or low-level period is shorter than the interrupt frame period.

The MCU's edge sensing method is shown in figure 20 . The MCU samples the $\overline{\mathrm{INT}}_{0}$ and $\overline{\mathrm{WU}}_{0}$ to $\overline{\mathrm{WU}}_{3}$ signals at regular intervals, and if consecutive sampled values change from high to low, it determines that a falling edge has been generated.

Interrupt detection errors occur since this sampling is performed at the interrupt frame period. If the highlevel period of the $\overline{\mathrm{INT}}_{0}$ or $\overline{\mathrm{W}}_{0}$ to $\overline{\mathrm{WU}}_{3}$ signal is within an interrupt frame, as shown in figure 21 (a), the signal will be low at point A and point B , with the result that the falling edge will not be recognized. Similarly, If the low-level period of the $\overline{\mathrm{INT}}_{0}$ or $\overline{\mathrm{WU}}_{0}$ to $\overline{\mathrm{WU}}_{3}$ signal is within an interrupt frame, as shown in figure $21(\mathrm{~b})$, the signal will be high at point A and point B , with the result that the falling edge will not be recognized.

In watch mode and subactive mode, therefore, ensure that the high-level and low-level periods of the $\overline{\mathrm{INT}}_{0}$ and $\overline{\mathrm{WU}}_{0}$ to $\overline{\mathrm{WU}}_{3}$ signals is at least as long as the interrupt frame period.


Figure 20 Edge Sensing Method


Figure 21 Sampling Examples

## HITACHI

## HD404889/HD404899/HD404878/HD404868 Series

## Internal Oscillator Circuit

Figure 22 shows the clock pulse generator circuit. As shown in table 21, a ceramic oscillator or crystal oscillator can be connected to OSC1 and OSC2, and a 32.768 kHz crystal oscillator can be connected to X1 and X2. External clock operation is possible for the system oscillator. Set bit 1 (SSR1) of the system clock select register (SSR: \$004) according to the frequency of the oscillator connected to OSC1 and OSC2 (figure 24).

Note: If the setting of bit 1 in the system clock select register does not match the frequency of the system oscillator, the subsystem using 32.768 kHz oscillation will not operate correctly.


Figure 22 Clock Pulse Generator Circuit

## HD404889/HD404899/HD404878/HD404868 Series

## System Clock Gear Function

The MCU has a built-in system clock gear function that allows the system clock divided by 4 or by 32 to be selected by software for the instruction execution time. Efficient power consumption can be achieved by operating at the divided-by- 4 rate when high-speed processing is needed, and at the divided-by- 32 rate at the other times. Figure 23 shows the system clock conversion method.

System clock conversion from division-by-4 to division-by-32 is performed as follows. First, make the division-by- 32 setting (SSR0 write), then set the gear enable flag (GEF: \$021,3). This flag is used to distinguish between gear conversion and a transition to standby mode. Next, execute an SBY instruction. When the gear enable flag is not set, standby mode is entered; when this flag is set, gear conversion mode is entered. In this case a transition is made to standby mode for the duration of the gear conversion, but after the synchronization time has elapsed, a transition is made automatically to active mode. As soon as the transition is made to active mode, the gear enable flag is reset.

The same procedure is used for conversion from division-by-32 to division-by-4.
Clear all interrupts, then disable interrupts, before carrying out gear conversion. Incorrect operation may result if an interrupt is generated during gear conversion.


Figure 23 System Clock Division Ratio Conversion Flowchart

## HD404889/HD404899/HD404878/HD404868 Series



Figure 24 System Clock Select Register

Table 21 Oscillator Circuit Examples

|  | Circuit Structure | Circuit Constants |
| :---: | :---: | :---: |
| External clock operation | External <br> oscillator OSC $_{1}$ <br> Open- OSC $_{2}$ |  |
| Ceramic oscillator ( $\mathrm{OSC}_{1}, \mathrm{OSC}_{2}$ ) |  | Ceramic oscillator: CSA4.00MG (Murata) $\begin{aligned} & \mathrm{R}_{\mathrm{f}}=1 \mathrm{M} \Omega \pm 20 \% \\ & \mathrm{C}_{1}=\mathrm{C}_{2}=30 \mathrm{pF} \pm 20 \% \end{aligned}$ |
| Crystal oscillator ( $\mathrm{OSC}_{1}, \mathrm{OSC}_{2}$ ) |  | $\begin{aligned} & \mathrm{R}_{\mathrm{f}}=1 \mathrm{M} \Omega \pm 20 \% \\ & \mathrm{C}_{1}=\mathrm{C}_{2}=10-22 \mathrm{pF} \pm 20 \% \end{aligned}$ <br> Crystal: Equivalent circuit at left $\mathrm{C}_{0}=7 \mathrm{pFmax}$. $R_{s}=100 \Omega$ max. |
| Crystal oscillator (X1, X2) |  | Crystal: 32.768 kHz: MX38T (Nihon Denpa Kogyo) $\begin{aligned} & \mathrm{C}_{1}=\mathrm{C}_{2}=20 \mathrm{pF} \pm 20 \% \\ & \mathrm{R}_{\mathrm{s}}=14 \mathrm{k} \Omega \\ & \mathrm{C}_{0}=1.5 \mathrm{pF} \end{aligned}$ |

Notes: 1. With a crystal or ceramic oscillator, circuit constants will differ depending on the resonator, stray capacitance in the interconnecting circuit, and other factors. Suitable constants should be determined in consultation with the resonator manufacturer.
2. Make the connections between the OSC ${ }_{1}$ and $\mathrm{OSC}_{2}$ pins (X1 and X2 pins) and external components as short as possible, and ensure that no other lines cross these lines (see layout example in figure 25).
3. When 32.768 kHz crystal oscillation is not used, fix the X 1 pin at $\mathrm{V}_{\mathrm{cc}}$ and leave the X 2 pin open.


Figure 25 Typical Layouts of Crystal and Ceramic Oscillator

## HD404889/HD404899/HD404878/HD404868 Series

## Input/Output

The MCU has 46 input/output pins ( $\mathrm{D}_{0}$ to $\mathrm{D}_{11}, \mathrm{R} 0$ to $\mathrm{R} 7, \mathrm{R} 8_{0}$, and $\mathrm{R} 8_{1}$ ) in the HD404889, HD404899, and HD404878 Series, or 41 input/output pins ( $\mathrm{D}_{0}$ to $\mathrm{D}_{9}, \mathrm{R}_{0}, \mathrm{R0}_{1}, \mathrm{R} 0_{2}$, and R 1 to R7) in the HD404868 Series. The features of these pins are described below.

- The four pins $D_{0}$ to $D_{3}$ are source large-current ( 10 mA max.) I/O pins.
- The eight pins $\mathrm{D}_{4}$ to $\mathrm{D}_{11}$ are sink large-current ( 15 mA max.) I/O pins.
- I/O pins comprise pins ( $D_{0}, D_{1}, R_{0}, R_{1}, R 2_{0}$ to $R 2_{2}, R 3$ to $R 7, R 8_{0}$, and $R 8_{1}$ ) that also have a peripheral function (timer, serial interface, etc.). With these pins, the peripheral function setting has priority over the D port or R port pin setting. When a peripheral function setting has been made for a pin, the pin function and input/output mode will be switched automatically in accordance with that setting.
- Selection of input or output for I/O pins, or selection of the port or peripheral function for pins multiplexed as peripheral function pins, is performed by the program.
- All output of the peripheral function pins are CMOS outputs. The SO pin and R2 ${ }_{2}$ port pin can be designated as NMOS open-drain output by the program.
- A reset clears peripheral function selection. And since the data control registers (DCD, DCR) are also reset, input/output pins go to the high-impedance state.
- Each I/O pin has a built-in pull-up MOS that can be turned on and off individually by the program.

Figure 26 shows the I/O buffer configuration, and table 22 shows I/O pin circuit configuration control by the program.

Table 23 shows the circuit configuration of each I/O pin.


Figure 26 I/O Pin Circuit Configuration

## HITACHI

## HD404889/HD404899/HD404878/HD404868 Series

Table 22 Programmable I/O Circuits

| MIS3 (bit 3 of MIS) | 0 |  |  |  |  |  |  |  |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DCD,DCR |  | 0 |  |  | 1 |  |  |  |  |  |

Note: - : OFF

Table 23 Circuit Configurations of I/O Pins


[^0]
## HITACHI

Table 23 Circuit Configurations of I/O Pins (cont)


Notes: In a reset, since the I/O control registers are reset, input/output pins go to the high-impedance state and peripheral function selections are cleared.

* Applies to HD404889, HD404899, and HD404868 Series.


## HD404889/HD404899/HD404878/HD404868 Series

## D Port

The D port consists of $12 \mathrm{I} / \mathrm{O}$ pins (10 I/O pins in the HD404868 Series) that are addressed bit-by-bit.

Ports $\mathrm{D}_{0}$ to $\mathrm{D}_{3}$ are source large-current I/O pins, and ports $\mathrm{D}_{4}$ to $\mathrm{D}_{11}$ (ports $\mathrm{D}_{4}$ to $\mathrm{D}_{9}$ in the HD404868 Series) are sink large-current I/O pins.

The D port can be set and reset by the SED and RED instructions or the SEDD and REDD instructions. Output data is stored in the port data register (PDR) for each pin. The entire D port can be tested by the TD or TDD instruction.

The D port output buffer is turned on and off by the D port data control registers (DCD0 to DCD 2 : $\$ 030$ to $\$ 032$ ). The DCD registers are mapped onto memory addresses (figure 27).

Ports $\mathrm{D}_{0}$ and $\mathrm{D}_{1}$ are multiplexed as interrupt input pins $\overline{\mathrm{INT}}_{0}$ and $\mathrm{INT}_{1}$, respectively. Setting as interrupt pins is performed by bits 0 and 1 (PMR00, PMR01) of port mode register 0 (PMR0: \$008) (figure 28).

| Data control regist | (DCD0-2 : \$030-\$032) <br> (DCR0-8 : \$034-\$03C) |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Register Name | Bit | 3 | 2 | 1 | 0 |
| DCD0-DCD2 | Read/Write | W | W | W | W |
|  | Reset | 0 | 0 | 0 | 0 |
|  | Bit name | DCD03-DCD23 | DCD02-DCD22 | DCD01-DCD21 | DCD00-DCD20 |
| DCR0-DCR8 | Read/Write | W | W | W | W |
|  | Reset | 0 | 0 | 0 | 0 |
|  | Bit name | DCR03-DCR73 | DCR02-DCR72 | DCR01-DCR81 | DCR00-DCR80 |
|  |  | All bits | CMOS buffer control |  |  |
|  |  | 0 | CMOS buffer off (high impedance) |  |  |
|  |  | 1 | CMOS buffer active |  |  |
|  | Correspondence between each bit of DCD and DCR and ports |  |  |  |  |
|  | Register Name | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
|  | DCD0 | D3 | D2 | D1 | Do |
|  | DCD1 | D7 | D6 | D5 | D4 |
|  | DCD2 | $\mathrm{D} 11^{*}$ | D10* | D9 | D8 |
|  | DCR0 | $\mathrm{RO}_{3}$ * | $\mathrm{RO}_{2}$ | R01 | R00 |
|  | DCR1 | R13 | R12 | R11 | R10 |
|  | DCR2 | R23 | R22 | R21 | R20 |
|  | DCR3 | R33 | R32 | R31 | R30 |
|  | DCR4 | R43 | R42 | R41 | R40 |
|  | DCR5 | R53 | R52 | R51 | R50 |
|  | DCR6 | R63 | R62 | R61 | R60 |
|  | DCR7 | R73 | R72 | R71 | R70 |
|  | DCR8 | - | - | R81* | R80* |
| Note: * Applies to HD404889, HD404899, and HD404878 Series |  |  |  |  |  |

Figure 27 Data Control Registers (DCD, DCR)

## HD404889/HD404899/HD404878/HD404868 Series

## R Port

The R port consists of 34 I/O pins ( 31 I/O pins in the HD404868 Series) that are addressed in 4-bit units.
Input can be performed by means of the LAR and LBR instructions, and output by means of the LRA and LRB instructions. Output data is stored in the port data register (PDR) for each pin.

The R port output buffer is turned on and off by the R port data control registers (DCR0 to DCR8: \$034 to $\$ 03 \mathrm{C}$ ). The DCR registers are mapped onto memory addresses (figure 27).

Ports $\mathrm{R} 0_{0}$ to $\mathrm{R} 0_{3}$ are multiplexed as wakeup input pins $\overline{\mathrm{WU}}_{0}$ to $\overline{\mathrm{WU}}_{3}$, respectively. Setting of these pins as peripheral function pins is performed by port mode register 1 (PMR1: \$009) (figure 29).

Ports $\mathrm{R} 1_{0}$ and $\mathrm{R} 1_{1}$ are multiplexed as peripheral function pins EVNB and EVND, respectively. Setting of these pins as peripheral function pins is performed by bits 0 and 1 (PMR20, PMR21) of port mode register 2 (PMR2: \$00A) (figure 30).

Ports $\mathrm{R} 1_{2}$ to $\mathrm{R} 1_{3}$ and $\mathrm{R} 2_{0}$ are multiplexed as peripheral function pins BUZZ, TOB, and TOC, respectively. Setting of these pins as peripheral function pins is performed by bits 2 and 3 (PMR22, PMR23) of port mode register 2 (PMR2: \$00A) and bit 0 (PMR30) of port mode register 3 (PMR3: \$00B)(figures 30 and 31).

Ports $\mathrm{R} 2_{1}$ and $\mathrm{R} 2_{2}$ are multiplexed as peripheral function pins $\overline{\mathrm{SCK}}$ and SI/SO, respectively. Setting of these pins as peripheral function pins is performed by bits 1 to 3 (PMR31 to PMR33) of port mode register 3 (PMR3: \$00B) (figure 31).

Ports R3 to R6 are multiplexed as peripheral function pins SEG1 to SEG16, respectively. Setting of these pins as segment pins is performed every 4 pins in 4-bit units by port mode register 4 (PMR4: \$00C) (figure 32).

Ports $\mathrm{R} 7_{0}$ to $\mathrm{R} 7_{3}$ and $\mathrm{R} 8_{0}$ to $\mathrm{R} 8_{1}$ also function as peripheral function pins $\mathrm{AN}_{0}$ to $A N_{5}$ (HD404889, HD404899, and HD404868 series only). Peripheral function pin setting of these pins is performed using bits 1 to $3\left(\mathrm{AMR}_{1}\right.$ to $\left.\mathrm{AMR}_{3}\right)$ of the $\mathrm{A} / \mathrm{D}$ mode register (AMR : $\$ 028$ ). (See Figure 74 in $\mathrm{A} / \mathrm{D}$ Converter.)

## HITACHI

HD404889/HD404899/HD404878/HD404868 Series


Figure 28 Port Mode Register 0 (PMR0: \$008)

## HD404889/HD404899/HD404878/HD404868 Series



Figure 29 Port Mode Register 1 (PMR1: \$009)

## HITACHI



Figure 30 Port Mode Register 2 (PMR2: \$00A)

## HITACHI

## HD404889/HD404899/HD404878/HD404868 Series



Figure 31 Port Mode Register 3 (PMR3: \$00B)

## HITACHI

HD404889/HD404899/HD404878/HD404868 Series


* : When use as a segment output pin, write its port data register (PDR) to ' 0 '


## Figure 32 Port Mode Register 4 (PMR4: \$00C)

## Pull-Up MOS Control

Program-controllable pull-ups MOS are incorporated in all I/O pins.
On/off control of all pull-ups MOS is performed by bit 3 (MIS3) of the miscellaneous register (MIS: \$005) and the port data register (PDR) for each pin, enabling the pull-up MOS to be turned on or off independently for each pin (table 22, figure 33).

Except for analog input multiplexed pins, the pull-up MOS on/off setting can be made independent of the setting as an on-chip supporting module pin.

## HD404889/HD404899/HD404878/HD404868 Series



Figure 33 Miscellaneous Register (MIS:\$005)

## Handling of I/O Pins Not Used by User System

If I/O pins that are not used by the user system are left floating, they may generate noise that can result in chip malfunctions. Therefore, the pin potential must be fixed.

In this case, pull the pins up to $\mathrm{V}_{\mathrm{CC}}$ with the built-in pull-up MOS or with an external resistor of approximately $100 \mathrm{k} \Omega$.

## HITACHI

## Prescalers

The MCU has the following two prescalers, S and W .
The operating conditions for each prescaler are shown in table 24 , and the output supply destinations in figure 34 .

Timer A to D input clocks other than external events, serial transfer clocks other than external clocks, and the LCD circuit operating clock are selected from the prescaler outputs in accordance with the respective mode register.

## Prescaler Operation

## Prescaler S (PSS):

Prescaler $S$ is an 11-bit counter that has the system clock as input. When the MCU is reset, prescaler S is reset to $\$ 000$, then divides the system clock. Prescaler $S$ operation is stopped by a reset by the MCU, and in stop mode and watch mode. It does not stop in any other modes.

## Prescaler W (PSW):

Prescaler W is a counter that has a clock divided from the X 1 input ( 32 kHz crystal oscillation) as input.
When the MCU is reset, prescaler W is reset to $\$ 00$, then divides the input clock. Prescaler W can also be reset by software.

Table 24 Prescaler Operating Conditions

| Prescaler | Input Clock | Reset Conditions | Stop Conditions |
| :--- | :--- | :--- | :--- |
| Prescaler S | System clock in active and <br> standby modes, Subsystem <br> clock in subactive mode | MCU reset, Stop mode | MCU reset, Stop mode, |
| Prescaler W | Clock obtained by division- <br> by-8 of 32.768 kHz <br> oscillation by subsystem <br> clock oscillator | MCU reset, Software* | MCU reset, Stop mode |

Note: If bits TMA3 to TMA1 in timer mode register A (TMA) are all set to $1, \mathrm{PSW}$ is cleared to $\$ 00$.

## HD404889/HD404899/HD404878/HD404868 Series



Figure 34 Prescaler Output Destinations

## Timers

The MCU incorporates four timers, A to D, in the HD404889, HD404899, and HD404878 Series, or three timers, A to C, in the HD404868 Series.

- Timer A: Free-running timer
- Timer B: Multifunctional timer
- Timer C: Multifunctional timer
- Timer D: Multifunctional timer

Timer A is an 8 -bit free-running timer. Timers $\mathrm{B}, \mathrm{C}$, and D are 8 -bit multifunctional timers; Each one of their have the functions shown in table 25 and their operating mode can be set by the program.

Table 25 Timer Functions

| Functios |  | Timer A | Timer B | Timer C | Timer D |
| :--- | :--- | :--- | :--- | :--- | :--- |
| Clock source | Prescaler S | Available | Available | Available | Available |
|  | Prescaler W | Available | - | - | - |
|  | External event | - | Available | - | Available |
|  | Free-running | Available | Available | Available | Available |
|  | Time-base | Available | - | - | - |
|  | Event counter | - | Available | - | Available |
|  | Reload | - | Available | Available | Available |
|  | Watchdog | - | - | Available | - |
|  | Input Capture | - | - | - | Available |
| Timer outputs | Toggle | - | Available | Available | - |
|  | PWM | - |  | Available |  |

Note: - implies not available

## Timer A

## Timer A Functions

Timer A has the following functions.

- Free-running timer
- Realtime clock time base

The block diagram of timer A is shown in figure 35.

## HD404889/HD404899/HD404878/HD404868 Series



Figure 35 Timer A Block Diagram

## Timer A Operation

## Free-running timer operation:

The timer A input clock is selected by timer mode register A (TMA: \$00F).

Timer A is reset to $\$ 00$ by an MCU reset, and counts up each time the input clock is input. When the input clock is input after the timer A value reaches $\$ \mathrm{FF}$, overflow output is generated, and the timer A value becomes \$00. The generated overflow output sets the timer A interrupt request flag (IFTA: \$002,0). Timer A continues counting up after the count value returns to $\$ 00$, so that an interrupt is generated regularly every 256 input clock cycles.

## Realtime clock time base operation:

Timer A can be used as the realtime clock time base by setting bit 3 (TMA3) of timer mode register A to 1. As the prescaler W output is input to timer/counter A , interrupts are generated with accurate timing using the 32.768 kHz crystal oscillator as the basic clock.

When timer A is used as the realtime clock time base, prescaler W and timer/counter A can be reset to $\$ 00$ by the program.

## HD404889/HD404899/HD404878/HD404868 Series

## Timer A Register

Timer A operation is set by means of the following register.
Timer mode register A (TMA: \$00F):
Timer mode register A (TMA: $\$ 00 \mathrm{~F}$ ) is a 4-bit write-only register. Timer A operation and input clock selection are set as shown in figure 36.

## HD404889/HD404899/HD404878/HD404868 Series



Figure 36 Timer Mode Register A (TMA)

## HITACHI

## HD404889/HD404899/HD404878/HD404868 Series

## Timer B

Timer B Functions: Timer B has the following functions.

- Free-running/reload timer
- External event counter
- Timer output operation (toggle output, PWM output)

The block diagram of timer B is shown in figure 37.


Figure 37 Timer B Block Diagram

## HITACHI

## HD404889/HD404899/HD404878/HD404868 Series

## Timer B Operation

- Free-running/reload timer:

Free-running/reload timer operation, the input clock source, and the prescaler division ratio are selected by means of timer mode register B1 (TMB1).
Timer B is initialized to the value written to timer write register B (TWBL, TWBU) by software, and counts up by 1 each time the input clock is input. When the input clock is input after the timer B value reaches $\$ F F$, overflow output is generated. Timer B is then set to the value in timer write register B if the reload timer function is selected, or to $\$ 00$ if the free-running timer function is selected, and starts counting up again.
Overflow output sets the timer B interrupt request flag (IFTB). This flag is reset by the program or by an MCU reset.
For details, see figure 3, Interrupt Control Bit and Register Flag Area Configuration, and table 1, Initial Values after MCU Reset.

- External event counter operation:

When external event input is designated for the input clock, timer B operates as an external event counter. When external event input is used, the $\mathrm{R} 1_{0} / \mathrm{EVNB}$ pin is designated as the EVNB pin by port mode register 2 (PMR2).
The external event detected edge for timer B can be designated as a falling edge, rising edge, or both falling and rising edges in the input signal by means of timer mode register B2 (TMB2). If both falling and rising edges are selected, the input signal falling and rising edge interval should be at least 2tcyc.
Timer B counts up by 1 each time a falling edge is detected in the signal input at the EVNB pin. Other operations are the same as for the free-running/reload timer function.

- Timer output operation:

With timer B , the R13/TOB pin is designated as the TOB pin by the setting of bit 3 of port mode register 2 (PMR2), and toggle waveform output or PWM waveform output can be selected by timer mode register B2 (TMB2).

- Toggle output:

With toggle output, the output level is changed upon input of the next clock pulse after the timer B value reaches $\$$ FF. Use of this function in combination with the reload timer allows a clock signal with any period to be output, enabling it to be used as buzzer output. The output waveform is shown in figure 38 (1).

- PWM output:

With PWM output, variable-duty pulses are output. The output waveform is as shown in figure 38 (2), according to the contents of timer mode register B1 (TMB1) and timer write register B (TWBL, TWBU). When the waveform is output with bit 3 (TMB13) of timer mode register B 1 cleared to 0 , the write to timer write register $B$ to change the duty is effective from the next frame, whereas if the waveform is output with the TMB13 bit set to 1 (reload setting), the next frame is output immediately after the timer write register write.

- Module standby:

With timer B, the supply of the system clock to the timer/counter can be halted by setting bit 0 of module standby register 1 (MSR1: $\$ 00 \mathrm{D}$ ) to 1 . In the module standby state, the mode register value is retained but the counter value is not guaranteed.
(1) Toggle output waveform (timer B, timer C)

Free-running timer


Reload timer

(2) PWM output waveform (timer B, timer C)

TMB13 = 0 (free-running timer)


TMB13 = 1 (reload timer)


Notes: T: Counter input clock period
(The clock input source and division ratio are controlled by
N : Value in timer write register B or timer write register C
When $\mathrm{N}=255$ (= \$FF), PWM output is always fixed at the timer low level.)

Figure 38 Timer Output Waveforms

## HD404889/HD404899/HD404878/HD404868 Series

## Timer B Registers

Timer B operation setting and timer B value reading/writing is controlled by the following registers.
Timer mode register B1 (TMB1: \$010)
Timer mode register B2 (TMB2: \$011)
Timer write register B (TWBL: \$012, TWBU: \$013)
Timer read register B (TRBL: \$012, TRBU: \$013)
Port mode register 2 (PMR2: \$00A)
Module standby register 1 (MSR1: \$00D)

- Timer mode register B1 (TMB1: \$010):

Timer mode register B1 (TMB1) is a 4-bit write-only register, used to select free-running/reload timer operation and the input clock as shown in figure 39.
Timer mode register B1 (TMB1) is reset to $\$ 0$ by an MCU reset:
A modification of timer mode register B1 (TMB1) becomes effective after execution of two instructions following the timer mode register B 1 (TMB1) write instruction. The program must provide for timer B initialization by writing to timer write register B (TWBL, TWBU) to be executed after the postmodification mode has become effective.


Figure 39 Timer Mode Register B1 (TMB1)

- Timer mode register B2 (TMB2: \$011):

Timer mode register B2 (TMB2) is a 3-bit write-only register, used to select the timer B output mode and EVNB pin detected edge as shown in figure 40.
Timer mode register B2 (TMB2) is reset to $\$ 0$ by an MCU reset.

## HD404889/HD404899/HD404878/HD404868 Series



Figure 40 Timer Mode Register B2 (TMB2)

- Timer write register B (TWBL: \$012, TWBU:\$013):

Timer write register B (TWBL, TWBU) is a write-only register composed of a lower digit (TWBL) and an upper digit (TWBU) (figures 41 and 42).
The lower digit (TWBL) of timer write register B is reset to $\$ 0$ by an MCU reset, while the upper digit (TWBU) is undetermined.

Timer B can be initialized by writing to timer write register B (TWBL, TWBU). To write the data, first write the lower digit (TWBL). The lower digit write does not change the timer B value. Next, write the upper digit (TWBU). Timer B is then initialized to the timer write register B (TWBL, TWBU) value. When writing to timer write register B (TWBL, TWBU) from the second time onward, if it is not necessary to change the lower digit (TWBL) reload value, timer B initialization is completed by the upper digit write alone.

| Timer write register B (lower) (TWBL: \$012) |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Bit | 3 | 2 | 1 | 0 |
| Read/Write | W | W | W | W |
| Initial value on reset | 0 | 0 | 0 | 0 |
| Bit name | TWBL3 | TWBL2 | TWBL1 | TWBLO |

Figure 41 Timer Write Register B (Lower) (TWBL)

| Timer write register B (upper) (TWBU: \$013) |  |  | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: |
| Bit | 3 | 2 |  |  |
| Read/Write | W | W | W | W |
| Initial value on reset | Undetermined | Undetermined | Indetermined | Undetermined |
| Bit name | TWBU3 | TWBU2 | TWBU1 | TWBU0 |

## Figure 42 Timer Write Register B (Upper) (TWBU)

- Timer read register B (TRBL: \$012, TRBU: \$013):

Timer read register B (TRBL, TRBU) is a read-only register composed of a lower digit (TRBL) and an upper digit (TRBU) from which the value of the upper digit of timer B is read directly (figures 43 and 44).

First, read the upper digit (TRBU) of timer read register B. The current value of the timer B upper digit is read and, at the same time, the value of the timer B lower digit is latched in the lower digit (TRBL) of timer read register $B$. The timer $B$ value is obtained when the upper digit (TRBU) of timer read register $B$ is read by reading the lower digit (TRBL) of timer read register $B$.


Figure 43 Timer Read Register B (Lower) (TRBL)


Figure 44 Timer Read Register B (Upper) (TRBU)

## HITACHI

## HD404889/HD404899/HD404878/HD404868 Series

- Port mode register 2 (PMR2: \$00A):

Port mode register 2 (PMR2) is a write-only register used to set the function of the $\mathrm{R} 1_{0} / \mathrm{EVNB}$ and $\mathrm{R} 1_{3} / \mathrm{TOB}$ pins as shown in figure 45.

Port mode register 2 (PMR2) is reset to $\$ 0$ by an MCU reset.


Figure 45 Port Mode Register 2 (PMR2: \$00A)

- Module standby register 1 (MSR1: \$00D):

Module standby register 1 (MSR1) is a write-only register used to designate supply or stopping of the clock to timer B as shown in figure 46.
Module standby register 1 (MSR1) is reset to $\$ 0$ by an MCU reset.

## HITACHI



Figure 46 Module Standby Register 1 (MSR1)

## HD404889/HD404899/HD404878/HD404868 Series

## Timer C

Timer C Functions:Timer : C has the following functions.

- Free-running/reload timer
- Watchdog timer
- Timer output operation (toggle output, PWM output)

The block diagram of timer C is shown in figure 47.

HD404889/HD404899/HD404878/HD404868 Series


Figure 47 Timer C Block Diagram

## HD404889/HD404899/HD404878/HD404868 Series

## Timer C Operation

- Free-running/reload timer:

Free-running/reload timer operation, the input clock source, and the prescaler division ratio are selected by means of timer mode register C1 (TMC1).
Timer C is initialized to the value written to timer write register C (TWCL, TWCU) by software, and counts up by 1 each time the input clock is input. When the input clock is input after the timer C value reaches $\$ F F$, overflow output is generated. Timer C is then set to the value in timer write register C (TWCL, TWCU) if the reload timer function is selected, or to $\$ 00$ if the free-running timer function is selected, and starts counting up again.
Overflow output sets the timer C interrupt request flag (IFTC). This flag is reset by the program or by an MCU reset.
For details, see figure 3, Interrupt Control Bit and Register Flag Area Configuration, and table 1, Initial Values after MCU Reset.

- 16-bit timer operation:

When timer B overflow flag is selected as the clock source, timer C can be used as a 16-bit timer that counts the timer B clock source pulses. In this case, since the timer B and timer C free-running/reload settings are independent, the settings should be made to suit the purpose.

- Watchdog timer operation:

By using the timer $C$ overflow output, timer $C$ can be used as a watchdog timer for detecting program runaway. The watchdog timer is enabled when the watchdog on flag (WDON) is set to 1 , and generates an MCU reset when timer C overflows. Usually, timer C initialization is performed by the program before the timer C value reaches $\$ \mathrm{FF}$, so controlling program runaway.

- Timer output operation:

With timer C , the $\mathrm{R} 2_{0} /$ TOC pin is designated as the TOC pin by setting bit 0 of port mode register 3 (PMR3) to 1, and toggle waveform output or PWM waveform output can be selected by timer mode register C2 (TMC2).

- Toggle output

The operation is similar to that for timer B toggle output.

- PWM output

The operation is similar to that for timer B PWM output.

- Module standby:

The operation is similar to that for timer B module standby.

## Timer C Registers

Timer C operation setting and timer C value reading/writing is controlled by the following registers.
Timer mode register C1 (TMC1: \$014)
Timer mode register C2 (TMC2: \$015)
Timer write register C (TWCL: \$016, TWCU: \$017)
Timer read register C (TRCL: \$016, TRCU: \$017)
Port mode register 3 (PMR3: \$00B)
Module standby register 1 (MSR1: \$00D)

- Timer mode register C1 (TMC1: \$014):

Timer mode register C 1 (TMC1) is a 4-bit write-only register, used to select free-running/reload timer operation, the input clock, and the prescaler division ratio as shown in figure 48.
Timer mode register C 1 (TMC1) is reset to $\$ 0$ by an MCU reset.
A modification of timer mode register C1 (TMC1) becomes effective after execution of two instructions following the timer mode register C 1 (TMC1) write instruction. The program must provide for timer C initialization by writing to timer write register C (TWCL, TWCU) to be executed after the postmodification mode has become effective.


Figure 48 Timer Mode Register C1 (TMC1)

## HD404889/HD404899/HD404878/HD404868 Series

- Timer mode register C2 (TMC2: \$015):

Timer mode register C 2 (TMC2) is a 1-bit write-only register, used to select the timer C output mode as shown in figure 49.
Timer mode register C2 (TMC2) is reset to $\$ 0$ by an MCU reset.


Figure 49 Timer Mode Register C2 (TMC2)

- Timer write register C (TWCL: \$016, TWCU: \$017):

Timer write register C (TWCL, TWCU) is a write-only register composed of a lower digit (TWCL) and an upper digit (TWCU) (figures 50 and 51).
Timer write register C (TWCL, TWCU) operation is similar to that for timer write register B (TWBL, TWBU).

Timer write register C (lower) (TWCL: \$016)

| Bit | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ |
| :--- | :---: | :---: | :---: | :---: |
| Read/Write | W | W | W | W |
| Initial value on reset | 0 | 0 | 0 | 0 |
| Bit name | TWCL3 | TWCL2 | TWCL1 | TWCL0 |

Figure 50 Timer Write Register C (Lower) (TWCL)

## HITACHI

## HD404889/HD404899/HD404878/HD404868 Series

| Timer write register C (upper) (TWCU: \$017) |  |  | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: |
| Bit | 3 | 2 |  |  |
| Read/Write | W | W | W | W |
| Initial value on reset | Undetermined | Undetermined | Undetermined | Undetermined |
| Bit name | TWCU3 | TWCU2 | TWCU1 | TWCU0 |

Figure 51 Timer Write Register C (Upper) (TWCU)

- Timer read register C (TRCL: \$016, TRCU: \$017):

Timer read register C (TRCL, TRCU) is a read-only register composed of a lower digit (TRCL) and an upper digit (TRCU) from which the value of the upper digit of timer C is read directly (figures 52 and 53).

Timer read register C (TRCL, TRCU) operation is similar to that for timer read register B (TRBL, TRBU).

| Timer read register C (upper) (TRCL: \$016) |  |  | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: |
| Bit | 3 | 2 |  |  |
| Read/Write | R | R | R | R |
| Initial value on reset | Undetermined Undetermined Undetermined Undetermined |  |  |  |
| Bit name | TRCL3 | TRCL2 | TRCL1 | TRCL0 |

Figure 52 Timer Read Register C (Lower) (TRCL)

| Timer read register C (upper) (TRCU: \$017) |  |  | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: |
| Bit | 3 | 2 |  |  |
| Read/Write | R | R | R | R |
| Initial value on reset | Undetermined Undetermined Undetermined Undetermined |  |  |  |
| Bit name | TRCU3 | TRCU2 | TRCU1 | TRCU0 |

Figure 53 Timer Read Register C (Upper) (TRCU)

## HITACHI

- Port mode register 3 (PMR3: \$00B):

Port mode register 3 (PMR3) is a write-only register used to set the function of the $\mathrm{R} 2_{0} / \mathrm{TOC}$ pin as shown in figure 54.
Port mode register 3 (PMR3) is reset to $\$ 0$ by an MCU reset.


Figure 54 Port Mode Register 3 (PMR3)

- Module standby register 1 (MSR1: \$00D):

Module standby register 1 (MSR1) is a write-only register used to designate supply or stopping of the clock to timer C as shown in figure 46.
Module standby register 1 (MSR1) is reset to $\$ 0$ by an MCU reset.

## HITACHI

## HD404889/HD404899/HD404878/HD404868 Series

## Timer D (HD404889/HD404899/HD404878 Series)

Timer $D$ functions : Timer $D$ has the following functions.

- Free-running/reload timer
- External event counter
- Input capture timer

Block diagrams of timer D in different operating modes are shown in figures 55-1 and 55-2.


Figure 55-1 Timer D Block Diagram (Reload Timer and Event Counter Modes)

## HD404889/HD404899/HD404878/HD404868 Series



Figure 55-2 Timer D Block Diagram (Input Capture Timer Mode)

## HD404889/HD404899/HD404878/HD404868 Series

## Timer D Operation

- Free-running/reload timer:

Free-running/reload timer operation, the input clock source, and the prescaler division ratio are selected by means of timer mode register D1 (TMD1).
Timer D is initialized to the value written to timer write register D (TWDL, TWDU) by software, and counts up by 1 each time the input clock is input. When the input clock is input after the timer D value reaches $\$ F F$, overflow output is generated. Timer D is then set to the value in timer write register D (TWDL, TWDU) if the reload timer function is selected, or to $\$ 00$ if the free-running timer function is selected, and starts counting up again.
Overflow output sets the timer D interrupt request flag (IFTD). This flag is reset by the program or by an MCU reset. For details, see figure 3, Interrupt Control Bit and Register Flag Area Configuration, and table 1, Initial Values after MCU Reset.

- External event counter operation:

When external event input is designated for the input clock, timer D operates as an external event counter. When external event input is used, the $\mathrm{R} 1_{1} /$ EVND pin is designated as the EVND pin by port mode register 2 (PMR2).
The external event detected edge for timer D can be designated as a falling edge, rising edge, or both falling and rising edges in the input signal by means of timer mode register D2 (TMD2). If both falling and rising edges are selected, the input signal falling and rising edge interval should be at least 2tcyc.
Timer D counts up by 1 each time the edge selected by timer mode register D2 (TMD2) is detected. Other operations are the same as for the free-running/reload timer function.

- Input capture timer operation:

The input capture timer function is used to measure the time between trigger input edges input at the EVND pin.
The trigger input edge can be designated as a falling edge, rising edge, or both falling and rising edges by means of timer mode register D2 (TMD2).
When a trigger input edge is detected at the EVND pin, the current timer D value is stored in timer read register D (TRDL, TRDU), and the timer D interrupt request flag (IFTD) and input capture status flag (ICSF) are set. At the same time, timer D is reset to $\$ 00$ and continues counting up.
If the next trigger input edge is input while the input capture status flag (ICSF) is set, or if timer D overflows, the input capture error flag (ICEF) is set.
The input capture status flag (ICSF) and input capture error flag (ICEF) are reset to 0 by an MCU reset or by writing 0 to them.
When timer D is set to operate as an input capture timer, it is reset to $\$ 00$.

## HITACHI

## HD404889/HD404899/HD404878/HD404868 Series

Timer D Registers: Timer D operation setting and timer D value reading/writing is controlled by the following registers.

Timer mode register D1 (TMD1: \$018)
Timer mode register D2 (TMD2: \$019)
Timer write register D (TWDL: \$01A, TWDU: \$01B)
Timer read register D (TRDL: \$01A, TRDU: \$01B)
Port mode register 2 (PMR2: \$00A)
Module standby register 1 (MSR1: \$00D)

- Timer mode register D1 (TMD1: \$018):

Timer mode register D1 (TMD1) is a 4-bit write-only register, used to select free-running/reload timer operation, the input clock, and the prescaler division ratio as shown in figure 56.
Timer mode register D1 (TMD1) is reset to $\$ 0$ by an MCU reset.
A modification of timer mode register D1 (TMD1) becomes effective after execution of two instructions following the timer mode register D1 (TMD1) write instruction. The program must provide for timer D initialization by writing to timer write register D (TWDL, TWDU) to be executed after the post-modification mode has become effective.
When timer D is set to operate as an input capture timer, an internal clock should be set as the input clock.


Figure 56 Timer Mode Register D1 (TMD1)

- Timer mode register D2 (TMD2: \$019):

Timer mode register D2 (TMD2) is a 3-bit write-only register, used to select the EVND pin detected edge and input capture operation as shown in figure 57.
Timer mode register D2 (TMD2) is reset to $\$ 0$ by an MCU reset.

## HD404889/HD404899/HD404878/HD404868 Series



Figure 57 Timer Mode Register D2 (TMD2)

- Timer write register D (TWDL: \$01A, TWDU: \$01B):

Timer write register D (TWDL, TWDU) is a write-only register composed of a lower digit (TWDL) and an upper digit (TWDU) (figures 58 and 59).
Timer write register D (TWDL, TWDU) operation is similar to that for timer write register B (TWBL, TWBU).

| $\underline{\text { Timer write register D (lower) (TWDL: \$01A) }}$ |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Bit | 3 | 2 | 1 | 0 |
| Read/Write | W | W | W | W |
| Initial value on reset | 0 | 0 | 0 | 0 |
| Bit name | TWDL3 | TWDL2 | TWDL1 | TWDL0 |

Figure 58 Timer Write Register D (Lower) (TWDL)

## HITACHI



Figure 59 Timer Write Register D (Upper) (TWDU)

- Timer read register D (TRDL: \$01A, TRDU: \$01B):

Timer read register D (TRDL, TRDU) is a read-only register composed of a lower digit (TRDL) and an upper digit (TRDU) (figures 60 and 61).
Timer read register D (TRDL, TRDU) operation is similar to that for timer read register B (TRBL, TRBU).
In the input capture timer operating mode, when the timer D value is read after trigger input, it does not matter whether the lower or upper digit is read first.

Timer read register D (lower) (TRDL: \$01A)

| Bit | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ |
| :--- | :---: | :---: | :---: | :---: |
| Read/Write | R | R | R | R |
| Initial value on reset | Undetermined | Undetermined | Undetermined | Undetermined |
| Bit name | TRDL3 | TRDL2 | TRDL1 | TRDL0 |

Figure 60 Timer Read Register D (Lower) (TRDL)

| Timer read register D (upper) (TRDU: \$01B) |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Bit | 3 | 2 | 1 | 0 |
| Read/Write | R | R | R | R |
| Initial value on reset | Undetermined | Undetermined | Undetermined | Undetermined |
| Bit name | TRDU3 | TRDU2 | TRDU1 | TRDU0 |

Figure 61 Timer Read Register D (Upper) (TRDU)

## HITACHI

## HD404889/HD404899/HD404878/HD404868 Series

- Port mode register 2 (PMR2: \$00A):

Port mode register 2 (PMR2) is a write-only register used to set the R1 $1_{1}$ /EVND pin function as shown in figure 45.
Port mode register 2 (PMR2) is reset to $\$ 0$ by an MCU reset.

- Module standby register 1 (MSR1: \$00D):

Module standby register 1 (MSR1) is a write-only register used to designate supply or stopping of the clock to timer D as shown in figure 46.
Module standby register 1 (MSR1) is reset to $\$ 0$ by an MCU reset.

## Serial Interface

The serial interface serially transfers and receives 8-bit data, and includes the following features.

- Multiple transmit clock sources
- External clock
- Internal prescaler output clock
- System clock
- Output level control in idle states

Five registers, an octal counter, and a multiplexer are also configured for the serial interface as follows.

- Serial data register (SRL: \$026, SRU: \$027)
- Serial mode register 1 (SMR1: \$024)
- Serial mode register 2 (SMR2: \$025)
- Port mode register 3 (PMR3: \$00B)
- Octal counter (OC)
- Selector

The block diagram of the serial interface is shown in figure 62.


Figure 62 Serial Interface Block Diagram

## Serial Interface Operation

## Selecting and changing serial interface operating mode:

The operating modes that can be selected for the serial interface are shown in table 26. The combination of port mode register 3 (PMR3) values should be selected from this table. When the serial interface operating mode is changed, the serial interface internal state must be initialized by writing to serial mode register 1 (SMR1).

Note: The serial interface is initialized by writing to serial mode register 1 (SMR1: \$024). See serial mode register 1 for details.

Table 26 Serial Interface Operating Modes

|  | PMR3 |  |  |
| :--- | :--- | :--- | :--- |
|  | Sit2 | Bit1 |  |
| Bit3 | Bial interface operating mode |  |  |
| 0 | ${ }^{*}$ | 1 | Clock continuous output mode |
| 1 | 0 | 1 | Receive mode |
| 1 | 1 | 1 | Transmit mode |
| ${ }^{*}:$ Don't care |  |  |  |

## Serial interface pin setting:

The $\mathrm{R} 2_{1} / \overline{\mathrm{SCK}}$ pin and $\mathrm{R} 2_{2} / \mathrm{SI} / \mathrm{SO}$ pin are set by writing data to port mode register 3 (PMR3). See serial interface registers for details.

## Serial clock source setting:

The serial clock is set by writing data to serial mode register 1 (SMR1). See serial interface registers for details.

## Serial data setting:

Transmit serial data is set by writing data to the serial data register (SRL, SRU).
Receive serial data is obtained by reading the serial data register (SRL, SRU). Serial data is shifted by means of the serial clock to perform input/output from/to an external device.

The output level of the SO pin is undetermined until the first data is output after a reset by the MCU, or until high/low control is performed in the idle state.

## Transfer control:

Serial interface operation is started by an STS instruction. The octal counter is reset to 000 by the STS instruction, and is incremented by 1 on each rise of the serial clock. When 8 serial clock pulses have been input, or if data transmission/reception is suspended midway, the octal counter is reset to 000 , the serial interrupt request flag (IFS) is set, and transfer is terminated.

The serial clock is selected by means of serial mode register 1 (SMR1). See figure 66.

## HD404889/HD404899/HD404878/HD404868 Series

## Serial interface operating states:

The serial interface has the operating states shown in figure 63 in external clock mode and internal clock mode.

STS instruction wait state
Serial clock wait state
Transfer state
Clock continuous output state (internal clock mode only)

- STS instruction wait state

Upon MCU reset ((00) and (10) in figure 63), the serial interface enters the STS instruction wait state. In the STS instruction wait state, the internal state of the serial interface is initialized. Even if the serial clock is input at this time, the serial interface will not operate. When the STS instruction is executed $((01),(11))$, the serial interface enters the serial clock wait state.

- Serial clock wait state

The serial clock wait state is the interval from STS instruction execution until the first serial clock falling edge. When the serial clock is input in the serial clock wait state ((02), (12)), the octal counter begins counting, the contents of the serial data register (SRL) begin shifting, and the serial interface enters the transfer state. However, if clock continuous output mode is selected in internal clock mode, the serial interface enters the clock continuous output state ((17)) instead of the transfer state.
If a write to serial mode register 1 (SMR1) is performed in the serial clock wait state, the serial interface enters the STS instruction wait state ((04), (14)).

- Transfer state

The transfer state is the interval from the first serial clock falling edge until the eighth serial clock rising edge. In the transfer state, if an STS instruction is executed or if eight serial clocks have been input, the octal counter is cleared to 000 , and the serial interface makes a state transition. If an STS instruction is executed ((05), (15)), the serial interface enters the serial clock wait state. After eight serial clocks have been input, the serial interface enters the serial clock wait state ((03)) when in external clock mode, and enters the STS instruction wait state ((13)) when in internal clock mode.
In internal clock mode, the serial clock stops after output of eight clocks.
If a write to serial mode register 1 (SMR1) is performed in the transfer state ((06), (16)), the serial interface is initialized and enters the STS instruction wait state.
When the serial interface switches from the transfer state to another state, the octal counter is reset to 000 and the serial interrupt request flag (IFS) is set.

- Clock continuous output state (internal clock mode only)

In the clock continuous output state, no receive or transmit operation is performed, and the serial clock is only output from the $\overline{\mathrm{SCK}}$ pin. It is therefore effective in internal clock mode.
If the serial clock is input ((17)) when bit 3 (PMR33) of port mode register 3 (PMR3) is cleared to 0 and the serial interface is in the serial clock wait state, a transition is made to the clock continuous output state.
If a write to serial mode register 1 (SMR1) is performed in the clock continuous output state ((18)), the serial interface enters the STS instruction wait state.

## HITACHI



Figure 63 Serial Interface Operating States

## HITACHI

## HD404889/HD404899/HD404878/HD404868 Series

## Idle high/low control:

When the serial interface is in the STS instruction wait state or the serial clock wait state (i.e. when idle), the output level of the SO pin can be set arbitrarily by software. Idle high/low control is performed by writing the output level to bit 1 (SMR21) of serial mode register 2 (SMR2).

An example of idle high/low control is shown in figure 64. Idle high/low control cannot be performed in the transfer state.


Figure 64 Examples of Serial Interface Operation Sequence

## HITACHI

## HD404889/HD404899/HD404878/HD404868 Series

## Serial clock error detection (external clock mode):

The serial interface will operate incorrectly in the transfer state if external noise results in unnecessary pulses being added to the serial clock. Serial clock error detection in such cases is carried out as shown in figure 65.

If more than eight serial clock pulses are input due to external noise while in the transfer state, at the eighth clock pulse (including any external noise pulses), the octal counter is cleared to 000 and the serial interrupt request flag (IFS) is set. At the same time, the serial interface exits the transfer state and enters the serial clock wait state, but returns to the transfer state at the next regular clock pulse falling edge.

Meanwhile, in the interrupt handling routine, transfer end processing is performed, the serial interrupt request flag is reset, and a dummy write is performed into serial mode register 1 (SMR1). The serial interface then returns to the STS wait state, and the serial interrupt request flag (IFS) is set again. It is therefore possible to detect a serial clock error by testing the serial interrupt request flag after the dummy write to serial mode register 1 .

## Usage notes:

- Initialization after register modification

If a port mode register 3 (PMR3) write is performed in the serial clock wait state or transfer state, a serial mode register 1 (SMR1) write should be performed again to initialize the serial interface.

- Serial interrupt request flag (IFS:\$023, 2) setting

If a serial mode register 1 (SMR1) write or STS instruction is executed during the first low-level interval of the serial clock in the transfer state, the serial interrupt request flag (IFS) will not be set. To ensure that the serial interrupt request flag (IFS) is properly set in this case, programming is required to make sure that the $\overline{\mathrm{SCK}}$ pin is in the 1 state (by executing an input instruction for the R 2 port) before executing a serial mode register 1 (SMR1) write or an STS instruction.

## HITACHI



Figure 65 Example of Serial Clock Error Detection

## HD404889/HD404899/HD404878/HD404868 Series

## Serial Interface Registers

Serial interface operation setting and serial data reading/writing is controlled by the following registers.
Serial mode register 1 (SMR1: \$024)
Serial mode register 2 (SMR2: \$025)
Serial data register (SRL: \$026, SRU: \$027)
Port mode register 3 (PMR3: \$00B)
Module standby register 2 (MSR2: \$00E)
Serial mode register 1 (SMR1: \$024):
Serial mode register 1 (SMR1) has the following functions. See figure 66.

- Serial clock selection
- Prescaler division ratio selection
- Serial interface initialization

The serial mode register 1 (SMR1) is a 4-bit write-only register, and is reset to $\$ 0$ by an MCU reset.
A write to serial mode register 1 (SMR1) halts the supply of the serial clock to the serial data register (SRL, SRU) and the octal counter, and resets the octal counter to 000 . Therefore, if serial mode register 1 (SMR1) is written to during serial interface operation, data transmission/reception will be suspended and the serial interrupt request flag (IFS) will be set.

A modification of serial mode register 1 (SMR1) becomes effective after execution of two instructions following the serial mode register 1 (SMR1) write instruction. The program must therefore provide for the STS instruction to be executed two cycles after the instruction that writes to serial mode register 1 (SMR1).

## HITACHI



Figure 66 Serial Mode Register 1 (SMR1)
Serial mode register 2 (SMR2: \$025):
Serial mode register 2 (SMR2) has the following functions. See figure 67.

- $\mathrm{R} 2_{2} / \mathrm{SI} / \mathrm{SO}$ pin PMOS control
- Idle high/low control

Serial mode register 2 (SMR2) is a 2-bit write-only register. The register value cannot be modified in the transfer state.

Bit 2 (SMR22) of serial mode register 2 (SMR2) controls the on/off status of the $\mathrm{R}_{2} / \mathrm{SI} / \mathrm{SO}$ pin PMOS. The bit 2 (SMR22) only is reset to 0 by an MCU reset.

## HD404889/HD404899/HD404878/HD404868 Series

Bit 1 (SMR21) of serial mode register 2 (SMR2) performs SO pin high/low control in the idle state. The SO pin changes at the same time as the high/low write.


Figure 67 Serial Mode Register 2 (SMR2)
Serial data register (SRL: \$026, SRU: \$027):
The serial data register (SRL, SRU) has the following functions. See figures 68 and 69 .

- Transmit data write and shift operations
- Receive data shift and read operations

The data written to the serial data register (SRL, SRU) is output LSB-first from the SO pin in synchronization with the falling edge of the serial clock.

External data input LSB-first from the SI pin is latched in synchronization with the rising edge of the serial clock. Figure 70 shows the serial clock and data input/output timing chart.

Writing and reading of the serial data register (SRL, SRU) must be performed only after data transmission/reception is completed. The data contents are not guaranteed if a read or write is performed during data transmission or reception.

## HITACHI



Figure 68 Serial Data Register (SRL)


Figure 69 Serial Data Register (SRU)


Figure 70 Serial Interface Input/Output Timing Chart

## HD404889/HD404899/HD404878/HD404868 Series

Port mode register 3 (PMR3: \$00B):
Port mode register 3 (PMR3) has the following functions. See figure 71.

- $\mathrm{R} 2_{1} / \overline{\mathrm{SCK}}$ pin selection
- $\mathrm{R} 2_{2} / \mathrm{SI} / \mathrm{SO}$ pin selection

Port mode register 3 (PMR3) is a 4-bit write-only register used to select serial interface pin settings as shown in figure 71. It is reset to $\$ 0$ by an MCU reset.


Figure 71 Port Mode Register 3 (PMR3)

## HITACHI

Module standby register 2 (MSR2: \$00E):
Module standby register 2 (MSR2) is a write-only register used to designate supply or stopping of the clock to the serial interface as shown in figure 72.

Module standby register 2 (MSR2) is reset to $\$ 0$ by an MCU reset.


Figure 72 Module Standby Register 2 (MSR2)

## HD404889/HD404899/HD404878/HD404868 Series

## A/D Converter

## HD404889 Series

The MCU has a built-in successive approximation type A/D converter using a resistance ladder method, capable of digital conversion of six analog inputs with an 8-bit resolution. The A/D converter block diagram is shown in figure 73.

The A/D converter comprises the following four registers.

- A/D mode register (AMR: \$028)
- A/D start flag (ADSF: \$020,2)
- A/D data register (ADRL: \$02A, ADRU: \$02B)
- Module standby register 2 (MSR2: \$00E)

Note : Address $\$ 029$ is a reserved register, and should not be read or written to.


Figure 73 A/D Converter Block Diagram

## HITACHI

## HD404889/HD404899/HD404878/HD404868 Series

A/D mode register (AMR: \$028):
The $A / D$ mode register is a 4-bit write-only register that shows the $A / D$ converter speed setting and information on the analog input pin specification. The A/D conversion time is selected by bit 0 , and the channel by bits 1,2 , and 3 (figure 74).

A/D start flag (ADSF: \$020,2):
A/D conversion is started by writing 1 to the A/D start flag. When conversion ends, the converted data is placed in the $A / D$ data register and the $A / D$ start flag is cleared at the same time. (figure 75 ).


Figure 74 A/D Mode Register (AMR)

## HD404889/HD404899/HD404878/HD404868 Series

A/D start flag (ADSF: \$020,2)


Figure 75 A/D Start Flag (ADSF)

## A/D data register (ADRL: \$02A, ADRU: \$02B):

The A/D data register is a read-only register consisting of a lower and upper 4 bits. This register is not cleared by a reset. Also, data read during A/D conversion is not guaranteed. At the end of $\mathrm{A} / \mathrm{D}$ conversion, the resulting 8 -bit data is stored in this register, and is held until the next conversion operation starts (figures 76, 77, and 78).


Figure 76 A/D Data Register

A/D data register-lower (ADRL: \$02A)

| Bit | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ |
| :--- | :---: | :---: | :---: | :---: |
| Read/Write | R | R | R | R |
| Initial value on reset | 1 | 1 | 1 | 1 |
| Bit name | ADRL3 | ADRL2 | ADRL1 | ADRL0 |

Figure 77 A/D Data Register-Lower (ADRL)

| A/D data register-upper (ADRU: \$02B) |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Bit | 3 | 2 | 1 | 0 |
| Read/Write | R | R | R | R |
| Initial value on reset | 0 | 1 | 1 | 1 |
| Bit name | ADRU3 | ADRU2 | ADRU1 | ADRU0 |

Figure 78 A/D Data Register-Upper (ADRU)

## Module standby register 2 (MSR2: \$00E):

Writing 1 to bit 1 of module standby register 2 stops the supply of the system clock to the $A / D$ module and cuts the current $\left(\mathrm{I}_{\mathrm{AD}}\right)$ flowing in the ladder resistor.

## Usage notes:

- Use the SEM or SEMD instruction to write to the A/D start flag (ADSF).
- Do not write to the ADSF during A/D conversion.
- Data in the A/D data register is undetermined during A/D conversion.
- As the A/D converter operates on a clock from OSC, it stops in stop mode, watch mode, and subactive mode. The current flowing in the $\mathrm{A} / \mathrm{D}$ converter ladder resistor is also cut in these low-power modes to reduce power consumption.
- When an analog input pin is selected by the A/D mode register, the pull-up MOS for that pin is disabled.


## HD404889/HD404899/HD404878/HD404868 Series

## A/D Converter

## HD404899/HD404868 Series

The MCU has a built-in successive approximation type A/D converter using a resistance ladder method, capable of digital conversion of six analog inputs (four analog inputs in the HD404868 Series) with a 10-bit resolution. The A/D converter block diagram is shown in figures 79-1 and 79-2.

The A/D converter comprises the following four registers.

- A/D mode register (AMR: \$028)
- A/D start flag (ADSF: \$020,2)
- A/D data register (ADRL: \$029, ADRM: \$02A, ADRU: \$02B)
- Module standby register 2 (MSR2: \$00E)


Figure 79-1 A/D Converter Block Diagram (HD404899 Series)

## HD404889/HD404899/HD404878/HD404868 Series



Figure 79-2 A/D Converter Block Diagram (HD404868 Series)

## HD404889/HD404899/HD404878/HD404868 Series

## A/D mode register (AMR: \$028):

The A/D mode register is a 4-bit write-only register that shows the $A / D$ converter speed setting and information on the analog input pin specification. The $\mathrm{A} / \mathrm{D}$ conversion time is selected by bit 0 , and the channel by bits 1,2 , and 3 (figure 80).

## A/D start flag (ADSF: \$020,2):

A/D conversion is started by writing 1 to the A/D start flag. When conversion ends, the converted data is placed in the $\mathrm{A} / \mathrm{D}$ data register and the $\mathrm{A} / \mathrm{D}$ start flag is cleared at the same time. (figure 81 ).


Figure 80 A/D Mode Register (AMR)

## HITACHI



Figure 81 A/D Start Flag (ADSF)

## A/D data register (ADRL: \$029, ADRM: \$02A, ADRU: \$02B):

The A/D data register is a read-only register consisting of a middle and upper 4 bits. This register is not cleared by a reset. Also, data read during A/D conversion is not guaranteed. At the end of $\mathrm{A} / \mathrm{D}$ conversion, the resulting 10 -bit data is stored in this register, and is held until the next conversion operation starts (figures 82, 83, 84 and 85).


Figure 82 A/D Data Register

## HD404889/HD404899/HD404878/HD404868 Series

A/D data register-lower (ADRL: \$029)

| Bit | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ |
| :--- | :---: | :---: | :---: | :---: |
| Read/Write | R | R | - | - |
| Initial value on reset | 1 | 1 | - | - |
| Bit name | ADRL3 | ADRL2 | Not used | Not used |

Figure 83 A/D Data Register-Lower (ADRL)

A/D data register-middle (ADRM: \$02A)

| Bit | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ |
| :--- | :---: | :---: | :---: | :---: |
| Read/Write | R | R | R | R |
| Initial value on reset | 1 | 1 | 1 | 1 |
| Bit name | ADRM3 | ADRM2 | ADRM1 | ADRM0 |

Figure 84 A/D Data Register-Middle (ADRM)

| A/D data register-upper (ADRU: \$02B) |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Bit | 3 | 2 | 1 | 0 |
| Read/Write | R | R | R | R |
| Initial value on reset | 0 | 1 | 1 | 1 |
| Bit name | ADRU3 | ADRU2 | ADRU1 | ADRU0 |

Figure 85 A/D Data Register-Upper (ADRU)
Module standby register 2 (MSR2: \$00E):
Writing 1 to bit 1 of module standby register 2 stops the supply of the system clock to the $\mathrm{A} / \mathrm{D}$ module and cuts the current $\left(\mathrm{I}_{\mathrm{AD}}\right)$ flowing in the ladder resistor.

## Usage notes:

- Use the SEM or SEMD instruction to write to the A/D start flag (ADSF).
- Do not write to the ADSF during A/D conversion.
- Data in the $\mathrm{A} / \mathrm{D}$ data register is undetermined during $\mathrm{A} / \mathrm{D}$ conversion.


## HD404889/HD404899/HD404878/HD404868 Series

- As the A/D converter operates on a clock from OSC, it stops in stop mode, watch mode, and subactive mode. The current flowing in the A/D converter ladder resistor is also cut in these low-power modes to reduce power consumption.
- When an analog input pin is selected by the A/D mode register, the pull-up MOS for that pin is disabled.


## HD404889/HD404899/HD404878/HD404868 Series

## LCD Circuit

The MCU incorporates a controller and driver that drive four common signal pins and 32 segment pins ( 24 segment pins in the HD404868 Series). The controller unit consists of a RAM unit that stores the display data, a display control register (LCR), and a duty/clock control register (LMR) (figures 86-1 and 86-2).

The LCD circuit allows four different duties and LCD clocks to be controlled by the program, and also incorporates dual-port RAM, enabling display data to be transferred to the segment signal pins automatically without program processing. If the 32 kHz oscillator clock is designated as the LCD clock source, LCD display is also possible in watch mode in which the system clock stops.

## HITACHI



Figure 86-1 LCD Circuit Block Diagram (HD404889/HD404899/HD404878 Series)

## HD404889/HD404899/HD404878/HD404868 Series



Figure 86-2 LCD Circuit Block Diagram (HD404868 Series)

## HD404889/HD404899/HD404878/HD404868 Series

## LCD data area and segment data: $\$ 050$ to \$06F (HD404889/HD404899/HD404878 Series)

 \$050 to \$067 (HD404868 Series)Figures 87-1 and 87-2 show the LCD RAM area configuration. Each bit of the storage area corresponds to one of four duties. When data is written to the area corresponding to a particular duty, it is automatically output to the segment as display data.

|  | bit3 | bit2 | bit1 | bit0 |  | bit3 | bit2 | bit1 | bit0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| \$050 | SEG1 | SEG1 | SEG1 | SEG1 | \$060 | SEG17 | SEG17 | SEG17 | SEG17 |
| \$051 | SEG2 | SEG2 | SEG2 | SEG2 | \$061 | SEG18 | SEG18 | SEG18 | SEG18 |
| \$052 | SEG3 | SEG3 | SEG3 | SEG3 | \$062 | SEG19 | SEG19 | SEG19 | SEG19 |
| \$053 | SEG4 | SEG4 | SEG4 | SEG4 | \$063 | SEG20 | SEG20 | SEG20 | SEG20 |
| \$054 | SEG5 | SEG5 | SEG5 | SEG5 | \$064 | SEG21 | SEG21 | SEG21 | SEG21 |
| \$055 | SEG6 | SEG6 | SEG6 | SEG6 | \$065 | SEG22 | SEG22 | SEG22 | SEG22 |
| \$056 | SEG7 | SEG7 | SEG7 | SEG7 | \$066 | SEG23 | SEG23 | SEG23 | SEG23 |
| \$057 | SEG8 | SEG8 | SEG8 | SEG8 | \$067 | SEG24 | SEG24 | SEG24 | SEG24 |
| \$058 | SEG9 | SEG9 | SEG9 | SEG9 | \$068 | SEG25 | SEG25 | SEG25 | SEG25 |
| \$059 | SEG10 | SEG10 | SEG10 | SEG10 | \$069 | SEG26 | SEG26 | SEG26 | SEG26 |
| \$05A | SEG11 | SEG11 | SEG11 | SEG11 | \$06A | SEG27 | SEG27 | SEG27 | SEG27 |
| \$05B | SEG12 | SEG12 | SEG12 | SEG12 | \$06B | SEG28 | SEG28 | SEG28 | SEG28 |
| \$05C | SEG13 | SEG13 | SEG13 | SEG13 | \$06C | SEG29 | SEG29 | SEG29 | SEG29 |
| \$05D | SEG14 | SEG14 | SEG14 | SEG14 | \$06D | SEG30 | SEG30 | SEG30 | SEG30 |
| \$05E | SEG15 | SEG15 | SEG15 | SEG15 | \$06E | SEG31 | SEG31 | SEG31 | SEG31 |
| \$05F | SEG16 | SEG16 | SEG16 | SEG16 | \$06F | SEG32 | SEG32 | SEG32 | SEG32 |
|  | COM4 | COM3 | COM2 | COM1 |  | COM4 | COM3 | COM2 | COM1 |

Figure 87-1 LCD RAM Area Configuration (Using Dual-Port RAM) (HD404889/HD404899/HD404878 Series)

|  | bit3 | bit2 | bit1 | bit0 | $\$ 060$ | bit3 | bit2 | bit1 | bit0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| \$050 | SEG1 | SEG1 | SEG1 | SEG1 |  | SEG17 | SEG17 | SEG17 | SEG17 |
| \$051 | SEG2 | SEG2 | SEG2 | SEG2 |  | SEG18 | SEG18 | SEG18 | SEG18 |
| \$052 | SEG3 | SEG3 | SEG3 | SEG3 | \$062 | SEG19 | SEG19 | SEG19 | SEG19 |
| \$053 | SEG4 | SEG4 | SEG4 | SEG4 | \$063 | SEG20 | SEG20 | SEG20 | SEG20 |
| \$054 | SEG5 | SEG5 | SEG5 | SEG5 | \$064 | SEG21 | SEG21 | SEG21 | SEG21 |
| \$055 | SEG6 | SEG6 | SEG6 | SEG6 | \$065 | SEG22 | SEG22 | SEG22 | SEG22 |
| \$056 | SEG7 | SEG7 | SEG7 | SEG7 | \$066 | SEG23 | SEG23 | SEG23 | SEG23 |
| \$057 | SEG8 | SEG8 | SEG8 | SEG8 | \$067 | SEG24 | SEG24 | SEG24 | SEG24 |
| \$058 | SEG9 | SEG9 | SEG9 | SEG9 |  | COM4 | COM3 | COM2 | COM1 |
| \$059 | SEG10 | SEG10 | SEG10 | SEG10 |  |  |  |  |  |
| \$05A | SEG11 | SEG11 | SEG11 | SEG11 |  |  |  |  |  |
| \$05B | SEG12 | SEG12 | SEG12 | SEG12 |  |  |  |  |  |
| \$05C | SEG13 | SEG13 | SEG13 | SEG13 |  |  |  |  |  |
| \$05D | SEG14 | SEG14 | SEG14 | SEG14 |  |  |  |  |  |
| \$05E | SEG15 | SEG15 | SEG15 | SEG15 |  |  |  |  |  |
| \$05F | SEG16 | SEG16 | SEG16 | SEG16 |  |  |  |  |  |
|  | COM4 | COM3 | COM2 | COM1 |  |  |  |  |  |

Figure 87-2 LCD RAM Area Configuration (Using Dual-Port RAM) (HD404868 Series)

## HD404889/HD404899/HD404878/HD404868 Series

## LCD control register (LCR: \$02C):

The LCD control register is a 4-bit write-only register that controls LCD blanking, the on/off state of the LCD power switch, display in watch mode and subactive mode, and disconnection of the LCD power supply dividing resistor, as shown in figure 88.

Individual bit in this register can be set and reset by bit manipulation instructions.

- Display on/off control

Off: Segment signals are in the off state, regardless of LCD RAM data.
On: LCD RAM data is output as segment signals.

- Built-in power switch on/off control

Off: The built-in LCD power switch is off.
On: The built-in LCD power switch is on. If V0 and V1 are shorted externally, V1 goes to the $\mathrm{V}_{\mathrm{CC}}$ level.

- LCD display in watch mode and subactive mode

Off: In watch mode and subactive mode, all common and segment pins are fixed at GND potential. The built-in LCD power switch is off.
On: In watch mode and subactive mode, LCD RAM data is output as segment signals.

- LCD power supply dividing resistor switch on/off control

Off: The built-in LCD power supply dividing resistor is disconnected.
On: The built-in LCD power supply dividing resistor is connected.

## HITACHI



Figure 88 LCD Control Register (LCR)

## HD404889/HD404899/HD404878/HD404868 Series

## LCD duty/clock control register (LMR: \$02D):

The LCD duty/clock control register is a 4-bit write-only register used to set four kinds of display duty ratio and LCD reference clock (figure 89). Table 27 shows the LCD frame frequencies for each duty setting.


Figure 89 LCD Duty/Clock Control Register (LMR)

## HITACHI

Table 27 LCD Frame Frequencies for Each Duty Setting

| Duty | LMR3 | LMR2 |  | Frame Period |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | fosc=400kHz |  | fosc=800kHz |  | fosc=2.0MHz |  | fosc=4.0MHz |  |
|  |  |  |  | Division by 4 | Division by 32 | Division by 4 | Division by 32 | Division by 4 | Division by 32 | Division by 4 | Division by 32 |
| Static | 0 | 0 | CLO | 256Hz |  |  |  |  |  |  |  |
|  |  | 1 | CL1 | 128 Hz |  |  |  |  |  |  |  |
|  | 1 | 0 | CL2 | 390.6 Hz | 48.8 Hz | 781.3 Hz | 97.7 Hz | 1953 Hz | 244.1 Hz | 3906Hz | 488.3 Hz |
|  |  | 1 | CL3* | 48.8 Hz | 6.1 Hz | 97.7 Hz | 12.2 Hz | 244.1 Hz | 30.5 Hz | 488.3 Hz | 61.0 Hz |
|  |  |  |  | 64 Hz |  |  |  |  |  |  |  |
| 1/2 | 0 | 0 | CLO | 128 Hz |  |  |  |  |  |  |  |
|  |  | 1 | CL1 | 64 Hz |  |  |  |  |  |  |  |
|  | 1 | 0 | CL2 | 195.3 Hz | 24.4 Hz | 390.6 Hz | 48.8 Hz | 976.6Hz | 122.1 Hz | 1953Hz | 244.1 Hz |
|  |  | 1 | CL3* | 24.4 Hz | 3.1 Hz | 48.8 Hz | 6.1 Hz | 122.1 Hz | 15.3 Hz | 244.1 Hz | 30.5 Hz |
|  |  |  |  | 32 Hz |  |  |  |  |  |  |  |
| 1/3 | 0 | 0 | CLO | 85.3 Hz |  |  |  |  |  |  |  |
|  |  | 1 | CL1 | 42.7 Hz |  |  |  |  |  |  |  |
|  | 1 | 0 | CL2 | 130.1 Hz | 16.3 Hz | 260.2 Hz | 32.5 Hz | 650 Hz | 81.3 Hz | 1301 Hz | 162.6 Hz |
|  |  | 1 | CL3* | 16.3 Hz | 2.0 Hz | 32.5 Hz | 4.1 Hz | 81.3 Hz | 10.2 Hz | 162.6 Hz | 20.3 Hz |
|  |  |  |  | 21.3 Hz |  |  |  |  |  |  |  |
| 1/4 | 0 | 0 | CLO | 64 Hz |  |  |  |  |  |  |  |
|  |  | 1 | CL1 | 32 Hz |  |  |  |  |  |  |  |
|  | 1 | 0 | CL2 | 97.7HZ | 12.2 Hz | 195.3 Hz | 24.4 Hz | 488.3 Hz | 61.0 Hz | 976.6 Hz | 122.1 Hz |
|  |  | 1 | CL3* | 12.2 Hz | 1.5 Hz | 24.4 Hz | 3.1 Hz | 61.0 Hz | 7.6 Hz | 122.1 Hz | 15.3 Hz |
|  |  |  |  | 16 Hz |  |  |  |  |  |  |  |

## HD404889/HD404899/HD404878/HD404868 Series

Port mode register 4 (PMR4: \$00C):
Port mode register 4 (PMR4) is a 4-bit write-only register that enables the R3 to R6 port pins to be switched to SEG1 to SEG16 pin functions in 4-port units (figure 90).


Figure 90 Port Mode Register 4 (PMR4: \$00C)

## HITACHI

## LCD drive voltage ( $\mathrm{V}_{\mathrm{LCD}}$ ):

Example of LCD drive power supply wiring are shown in figures 91-1 and 91-2. The LCD drive voltage $\left(\mathrm{V}_{\mathrm{LCD}}\right)$ should be within the following range.

## $2.2 \leq \mathrm{V}_{\mathrm{LCD}} \leq \mathrm{V}_{\mathrm{CC}}(\mathrm{V})$

If the LCD drive voltage is applied from off-chip, connect the V 0 pin to $\mathrm{V}_{\mathrm{CC}}$ and turn the LCD power switch (LCD control register) off. (HD404889/HD404899/HD404878 Series)

When the power supply voltage is used as the LCD drive voltage, the V0 and V1 pins should be shorted. (HD404889/HD404899/HD404878 Series)


Figure 91-1 Examples of LCD Wiring (HD404889/HD404899/HD404878 Series)

## HITACHI

## HD404889/HD404899/HD404878/HD404868 Series



Figure 91-2 Examples of LCD Wiring (HD404868 Series)

## Large LCD panel drive:

If the capacitance of the driven LCD is large, the value of the divided resistance should be reduced by dividing the resistance in parallel with the built-in divided resistor (see figures 92-1 and 92-2).

As an LCD has a matrix structure, the path of the charge/discharge current flowing to the load capacitance is complicated. Moreover, the current varies depending on the illumination state, so that it is not possible to determine the resistance values simply from the LCD load capacitance. The resistance values must therefore be determined experimentally in accordance with the power consumption requirement of the equipment, including the LCD. (Adding capacitors C with a value of 0.1 to $0.3 \mu \mathrm{~F}$ is also effective).

A value of $1 \mathrm{k} \Omega$ to $10 \mathrm{k} \Omega$ is normally set for $R$.

## HD404889/HD404899/HD404878/HD404868 Series



Figure 92-1 Large LCD Panel Drive (Using Power Supply Voltage for $\mathbf{V}_{\mathrm{LCD}}$ ) (HD404889/HD404899/HD404878 Series)


Figure 92-2 Large LCD Panel Drive (Using Power Supply Voltage for $\mathrm{V}_{\text {LCD }}$ ) (HD404868 Series)

Usage Notes
When $\mathrm{R}_{3} /$ SEG1 to $\mathrm{R} 6_{0} /$ SEG16 pins are used as segment output pins, write their port data register (PDR) to "0".

## HD404889/HD404899/HD404878/HD404868 Series

## Buzzer Output Circuit

Buzzer Output Circuit Functions: The buzzer output circuit has the following functions.

- Timer overflow toggle output
- System clock divided clock pulse output

The block diagram of the buzzer output circuit is shown in figure 93 .

## Buzzer Output Circuit Operation

- Timer overflow toggle output operation

The timer overflow toggle output operation setting is made by bits 1 and 2 of the buzzer mode register (BMR) and bit 2 of port mode register 2 (PMR2). By clearing bit 2 of the buzzer mode register (BMR) to 0 , selecting timer $B$ or timer $C$ overflow by bit 1 , and setting bit 2 of port mode register 2 (PMR2) to 1 , a toggle waveform is output from the BUZZ pin with overflow as the trigger.

- System clock divided clock pulse output

The system clock divided clock pulse output operation setting is made by bits 0 to 3 of the buzzer mode register (BMR) and bit 2 of port mode register 2 (PMR2). Bit 2 of the buzzer mode register (BMR) is set to 1 , the system clock division ratio is selected by bits 0 and 1 , and bit 2 of port mode register 2 (PMR2) is set to 1 . Clock pulses are output by setting bit 3 of the buzzer mode register (BMR) to 1 . If bit 3 of the buzzer mode register (BMR) is cleared to 0 , the BUZZ pin goes low.
The clock pulse width is fixed without regard to the timing set by bit 3 of the buzzer mode register (BMR), and careful coordination with software is necessary with regard to the number of output pulses. After a clock pulse modification is made, clock pulses should not be output until 4tcyc after the modifying instruction.
Only a bit manipulation instruction can be used on bit 3 of the buzzer mode register (BMR).

## Buzzer Output Circuit Registers

Buzzer output circuit operation setting is performed by the following registers.
Buzzer mode register (BMR: \$02E)
Port mode register 2 (PMR2: \$00A)
Buzzer mode register (BMR: \$02E):
The buzzer mode register (BMR) is a 4-bit write-only register used to set toggle output by timer overflow and system clock divided clock pulse output as shown in figure 94.

Bit 3 of the buzzer mode register (BMR) can only accessed by a bit manipulation instruction.
The buzzer mode register (BMR) is reset to $\$ 0$ by an MCU reset.

## HITACHI

## HD404889/HD404899/HD404878/HD404868 Series

Port mode register 2 (PMR2: \$00A):
Port mode register 2 (PMR2) is a 4-bit write-only register used to switch the $\mathrm{R} 1_{2} / \mathrm{BUZZ}$ pin function as shown in figure 30.

Port mode register 2 (PMR2) is reset to $\$ 0$ by an MCU reset.


Figure 93 Buzzer Output Circuit

## HD404889/HD404899/HD404878/HD404868 Series



Figure 94 Buzzer Mode Register (BMR)

## ZTAT ${ }^{\text {TM }}$ Microcomputer with Built-in Programmable ROM

## 1. Precautions for use of ZTAT ${ }^{\text {TM }}$ microcomputer with built-in programmable ROM

(1) Precautions for writing to programmable ROM built in ZTAT ${ }^{\text {TM }}$ microcomputer

In the $\mathrm{ZTAT}^{\mathrm{TM}}$ microcomputer with built-in plastic mold one-time programmable ROM, incomplete electrical connection between the PROM writer and socket adapter causes writing errors and, makes the computer unoperatable. To enhance the writing efficiency, attention should be paid to the following points:
(a) Make sure that the socket adapter is firmly fixed to the PROM writer and connected electrically with each other (neither opened nor shorted), before starting the writing process.
(b) To secure the electrical connection between the contact pin and IC lead, make sure that there is no foreign substance on the contact pin of the socket adapter, which may cause improper electrical connection.
(c) When inserting the IC, be careful to protect the IC lead from bending in order to secure the electrical connection between the contact pin and IC lead. If the lead is bent, correct the bending and insert it again.
(d) If any trouble is noticed during a blank check to be performed to prevent erroneous writing due to improper electrical connection, carry out the writing process again according to above steps (a), (b), and (c).
(e) During the writing process, do not touch the socket adapter and IC to prevent erroneous writing.
(f) To write continuously in the IC, follow steps (a), (b), (c), (d) and (e).
(g) If a writing error recurs, or the rate of writing errors occur frequently, stop writing and check the PROM writer, socket adapter, etc. for defects.
(h) If any problem is noticed in the written program or in the program after being left at a high temperature, consult our technical staff.
(2) Precautions when new PROM writer, socket adapter or IC is used

When a new PROM writer, socket adapter or IC is employed, breakdown of the IC may occur or its writing may become impossible because the noise, overshoot, timing or other electrical characteristics may be inconsistent with the assured IC writing characteristics. To avoid such troubles, check the following points before starting the writing process.
(a) To ensure stable writing operation, check that the $\mathrm{V}_{\mathrm{CC}}$ of the power supplied to the PROM writer, power source current capacity of $V_{P P}$, and current consumption at the time of writing to IC are provided with sufficient margin.
(b) To prevent breakdown of the IC, check that the power source voltage between GND- $\mathrm{V}_{\mathrm{CC}}$ and GND$\mathrm{V}_{\mathrm{PP}}$, and overshoot or undershoot of the power source at the connecting terminal of the socket adapter are within the ratings. Particularly, if the overshoot or undershoot exceeds the maximum rating, the p-n connection may be damaged, leading to permanent breakdown. If overshoot or undershoot occurs, recheck the power source damping resistance of capacity.
(c) To prevent breakdown of the IC and for stable writing and reading operation, insert the IC into the socket adapter and check the power noise between the GND-V ${ }_{C C}$ and GND-V $V_{\text {PP }}$ near the IC connecting

## HITACHI

## HD404889/HD404899/HD404878/HD404868 Series

terminal. If power source noise is noticed, insert an appropriate capacitor between the GND power sources depending on the noise generated. In case of high frequency noise , insert a capacitor of low inductance.
(d) For stable writing and reading operation, insert the IC into the socket adapter and check the input waveform, timing and noise near the R/W, CS, address and data terminals. Particularly, since recent ICs have increased in speed, caution should be exercised against the noise to the power source or address due to crosstalk from the output data terminal. To avoid these problems, inserting a low inductance capacitor between the GND and power source or inserting a damping resistance to the output data terminal is effective.
(e) Particularly, when a multiple PROM writer is used, perform above items (a), (b), (c), and (d) assuming all ICs inserted into the socket adapter.
(f) In the case of a multiple PROM writer, when an unacceptable result is noticed during a blank check performed to prevent erroneous writing due to improper electrical connection of the power source, etc., rewriting is impossible unless every writing process can be stopped. Therefore, the potential increases due to erroneous writing because of improper connection. Be sure to check the electrical connection between the PROM writer and socket adapter and IC.
(g) If any abnormality is noticed while checking a written program, consult our technical staff.

## 2. Programming of Built-in programmable ROM

The MCU can stop its function as an MCU in PROM mode for programming the built-in PROM.
PROM mode is set by driving the $\overline{\operatorname{RESET}}, \overline{\mathrm{M}}_{0}$, and $\overline{\mathrm{M}}_{1}$ pins low (or by driving the $\overline{\operatorname{RESET}}$ and $\overline{\mathrm{M}}_{0}$ pins low in the HD4074869), and driving the TEST pin to the $\mathrm{V}_{\mathrm{PP}}$ level.

Writing and reading specifications of the PROM are the same as those for the commercial EPROM27256. Using a socket adapter for specific use of each product, programming is possible with a general-purpose PROM writer.

Since an instruction of the HMCS400 series is 10 bits long, a conversion circuit is incorporated to adapt the general-purpose PROM writer. This circuit splits each instruction into five lower bits and five higher bits to write from or read to two addresses. This enables use of a general-purpose PROM. For instance, to write to a 16 kword of built-in PROM writer with a general-purpose PROM, specify 32 kbyte address (\$0000-\$7FFF). An example of PROM memory map is shown in figure 95.

## Notes:

1. When programming with a PROM writer, set up each ROM size to the address given in table 30 . If it is programmed erroneously to an address given in table 30 or later, check of writing of PROM may become impossible. Particularly, caution should be exercised in the case of a plastic package since reprogramming is impossible with it. Set the data in unused addresses to \$FF.
2. If the indexes of the PROM writer socket, socket adapter and product are not aligned precisely, the product may break down due to overcurrent. Be sure to check that they are properly set to the writer before starting the writing process.

## HITACHI

3. Two levels of program voltages $\left(\mathrm{V}_{\mathrm{PP}}\right)$ are available for the PROM: 12.5 V and 21 V . Our product employs a $\mathrm{V}_{\mathrm{PP}}$ of 12.5 V . If a voltage of 21 V is applied, permanent breakdown of the product will result. The $\mathrm{V}_{\mathrm{PP}}$ of 12.5 V is obtained for the PROM writer by setting it according to the Intel 27258 specifications.

Table 28 Socket Adapters

| Package | Model Name | Manufacturer |
| :--- | :--- | :--- |
| FP-80A | Please ask Hitachi service section. |  |
| TFP-80C | Please ask Hitachi service section. |  |
| FP-64A | Please ask Hitachi service section. |  |
| DP-64S | Please ask Hitachi service section. |  |

## Writing/verification

Programming of the built-in program ROM employs a high speed programming method. With this method, high speed writing is effected without voltage stress to the device or without damaging the reliability of the written data.

A basic programming flow chart is shown in figure 96 and a timing chart in figure 97.
For precautions for PROM writing procedure, refer to Section 2, "Characteristics of ZTATTM Microcomputer's Built-in Programmable ROM and precautions for its Applications."

## Table 29 Selection of Mode

|  | $\overline{\mathbf{C E}}$ | $\overline{\mathbf{O E}}$ | $\mathbf{V}_{\mathbf{P P}}$ | $\mathbf{O}_{\mathbf{0}}$ to $\mathbf{O}_{4}$ |
| :--- | :--- | :--- | :--- | :--- |
| Writing | "Low" | "High" | $\mathrm{V}_{\text {PP }}$ | Data input |
| Verification | "High" | "Low" | $\mathrm{V}_{\text {PP }}$ | Data output |
| Prohibition of programming | "High" | "High" | $\mathrm{V}_{\text {PP }}$ | High impedance |

Table 30 PROM Writer Program Address

| ROM size | Address |
| :--- | :--- |
| 8 k | $\$ 0000 \sim \$ 3 F F F$ |
| 12 k | $\$ 0000 \sim \$ 5 F F F$ |
| 16 k | $\$ 0000 \sim \$ 7 F F F$ |

## HD404889/HD404899/HD404878/HD404868 Series

## Programmable Rom (HD4074889, HD4074899, HD4074869)

The HD4074889, HD4074899, and HD4074869 are a ZTAT ${ }^{\text {TM }}$ microcomputers with built-in PROM that can be programmed in PROM mode.

## PROM Mode Pin Description

HD4074889, HD4074899

| Pin No. | MCU Mode |  | PROM Mode |  |
| :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \hline \text { FP-80A } \\ & \text { TFP-80C } \end{aligned}$ | Pin Name | I/O | Pin Name | I/O |
| 1 | $\mathrm{AV}_{\mathrm{cc}}$ | - | $\mathrm{V}_{\text {cc }}$ | - |
| 2 | R7/AN0 | I/O | $\mathrm{V}_{\text {cc }}$ | - |
| 3 | R7//AN1 | I/O | $\mathrm{V}_{c c}$ | - |
| 4 | R7/AN2 | I/O |  |  |
| 5 | R73/AN3 | I/O |  |  |
| 6 | R8/AN4 | I/O |  |  |
| 7 | R8,/AN5 | I/O |  |  |
| 8 | $\mathrm{AV}_{\text {SS }}$ | - | GND | - |
| 9 | TEST | 1 | $\mathrm{V}_{\text {PP }}$ | - |
| 10 | OSC1 | 1 | $\mathrm{V}_{c c}$ | - |
| 11 | OSC2 | 0 |  |  |
| 12 | GND | - | GND | - |
| 13 | X2 | 0 |  |  |
| 14 | X1 | 1 | GND | - |
| 15 | RESET | 1 | RESET | 1 |
| 16 | $\mathrm{V}_{\mathrm{cc}}$ | - | $\mathrm{V}_{\text {cc }}$ | - |
| 17 | $\mathrm{D}_{0} / \overline{\mathrm{NT}}_{0}$ | I/O | $\mathrm{A}_{0}$ | 1 |
| 18 | $\mathrm{D}_{1} / \mathrm{INT}_{1}$ | I/O |  |  |
| 19 | $\mathrm{D}_{2}$ | I/O | $\mathrm{A}_{5}$ | I |
| 20 | $\mathrm{D}_{3}$ | I/O | $\mathrm{A}_{6}$ | I |
| 21 | $\mathrm{D}_{4}$ | I/O | $\mathrm{A}_{7}$ | 1 |
| 22 | $\mathrm{D}_{5}$ | I/O | $\mathrm{A}_{8}$ | I |
| 23 | $\mathrm{D}_{6}$ | I/O | $\mathrm{A}_{9}$ | 1 |
| 24 | $\mathrm{D}_{7}$ | I/O | $\mathrm{A}_{10}$ | I |
| 25 | $\mathrm{D}_{8}$ | I/O | $\mathrm{A}_{11}$ | I |
| 26 | $\mathrm{D}_{9}$ | I/O | $\mathrm{A}_{12}$ | 1 |
| 27 | $\mathrm{D}_{10}$ | I/O | $\mathrm{A}_{13}$ | 1 |
| 28 | $\mathrm{D}_{11}$ | I/O | $\mathrm{A}_{14}$ | I |
| 29 | $\mathrm{RO}_{0} \overline{\mathrm{WU}}_{0}$ | I/O | $\mathrm{V}_{\text {cc }}$ | - |
| 30 | $\mathrm{RO}_{1} / \overline{\mathrm{WU}}_{1}$ | I/O |  |  |
| 31 | $\mathrm{RO}_{2} \mathrm{WWU}_{2}$ | I/O |  |  |
| 32 | $\mathrm{RO}_{3} / \overline{\mathrm{WU}}_{3}$ | I/O |  |  |
| 33 | R1/EVNB | I/O |  |  |
| 34 | R1/EVND | I/O | $\overline{\mathrm{MO}}$ | 1 |
| 35 | R11/BUZZ | I/O | $\overline{\mathrm{M} 1}$ | 1 |
| 36 | R1/TOB | I/O | $\overline{\mathrm{CE}}$ | 1 |
| 37 | R2/TOC | I/O |  |  |
| 38 | R2,/sCK | I/O | $\overline{\mathrm{OE}}$ | 1 |
| 39 | R2./SI/SO | I/O | XM0 | 0 |
| 40 | $\mathrm{R}_{3}$ | I/O | XM1 | 0 |


| Pin No. | MCU Mode |  | PROM Mode |  |
| :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \hline \text { FP-80A } \\ & \text { TFP-80C } \end{aligned}$ | Pin Name | 1/0 | Pin Name | 1/0 |
| 41 | R3/SEG1 | I/O | $\mathrm{A}_{1}$ | I |
| 42 | R3,/SEG2 | I/O | $\mathrm{A}_{2}$ | I |
| 43 | R3/SEG3 | I/O | $\mathrm{A}_{3}$ | 1 |
| 44 | $\mathrm{R3}_{3} /$ SEG4 | I/O | $\mathrm{A}_{4}$ | I |
| 45 | R4/SEG5 | I/O | $\mathrm{O}_{0}$ | 1/O |
| 46 | R4,/SEG6 | I/O | $\mathrm{O}_{1}$ | 1/O |
| 47 | R4. ${ }_{2}$ SEG7 | 1/O | $\mathrm{O}_{2}$ | 1/O |
| 48 | $\mathrm{R4}_{3}$ /SEG8 | I/O | $\mathrm{O}_{3}$ | 1/O |
| 49 | R5/SEG9 | I/O | $\mathrm{O}_{4}$ | 1/O |
| 50 | R5,/SEG10 | 1/O | $\mathrm{O}_{4}$ | 1/O |
| 51 | R5/SEG11 | 1/O | $\mathrm{O}_{3}$ | 1/O |
| 52 | R53/SEG12 | I/O | $\mathrm{O}_{2}$ | 1/O |
| 53 | R6/SEG13 | I/O | $\mathrm{O}_{1}$ | 1/O |
| 54 | R6,/SEG14 | I/O | $\mathrm{O}_{0}$ | 1/O |
| 55 | R6/SEG15 | I/O |  |  |
| 56 | R6/SEG16 | 1/O |  |  |
| 57 | SEG17 | 0 |  |  |
| 58 | SEG18 | 0 |  |  |
| 59 | SEG19 | 0 |  |  |
| 60 | SEG20 | 0 |  |  |
| 61 | SEG21 | 0 |  |  |
| 62 | SEG22 | 0 |  |  |
| 63 | SEG23 | 0 |  |  |
| 64 | SEG24 | 0 |  |  |
| 65 | SEG25 | 0 |  |  |
| 66 | SEG26 | 0 |  |  |
| 67 | SEG27 | 0 |  |  |
| 68 | SEG28 | 0 |  |  |
| 69 | SEG29 | 0 |  |  |
| 70 | SEG30 | 0 |  |  |
| 71 | SEG31 | 0 |  |  |
| 72 | SEG32 | 0 |  |  |
| 73 | COM1 | 0 |  |  |
| 74 | COM2 | 0 |  |  |
| 75 | COM3 | 0 |  |  |
| 76 | COM4 | 0 |  |  |
| 77 | V3 | - |  |  |
| 78 | V2 | - |  |  |
| 79 | V1 | - | $\mathrm{V}_{\text {cc }}$ | - |
| 80 | V0 | - | $\mathrm{V}_{\mathrm{cc}}$ | - |

HD4074869

| Pin No. |  | MCU Mode |  | PROM Mode |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| FP-64A | DP-64S | Pin Name | I/O | Pin Name | I/O |
| 1 | 8 | R7/ $/$ AN0 | I/O | $\mathrm{V}_{\text {cc }}$ | - |
| 2 | 9 | R7//AN1 | 1/O | $\mathrm{V}_{\text {cc }}$ | - |
| 3 | 10 | R7/AN2 | 1/O |  |  |
| 4 | 11 | R73/AN3 | I/O |  |  |
| 5 | 12 | TEST | I | $\mathrm{V}_{\mathrm{PP}}$ | - |
| 6 | 13 | OSC1 | 1 | $\mathrm{V}_{c c}$ | - |
| 7 | 14 | OSC2 | 0 |  |  |
| 8 | 15 | GND | - | GND | - |
| 9 | 16 | X2 | 0 |  |  |
| 10 | 17 | X1 | I | GND | - |
| 11 | 18 | $\overline{\text { RESET }}$ | I | RESET | I |
| 12 | 19 | $\mathrm{V}_{\text {cc }}$ | - | $\mathrm{V}_{\text {cc }}$ | - |
| 13 | 20 | $\mathrm{D}_{0} / \mathrm{INT}_{0}$ | 1/O | $\mathrm{A}_{0}$ | 1 |
| 14 | 21 | $\mathrm{D}_{1} / \mathrm{INT}_{1}$ | 1/O |  |  |
| 15 | 22 | $\mathrm{D}_{2}$ | 1/O | $\mathrm{A}_{5}$ | 1 |
| 16 | 23 | $\mathrm{D}_{3}$ | I/O | $\mathrm{A}_{6}$ | I |
| 17 | 24 | $\mathrm{D}_{4}$ | 1/O | $\mathrm{A}_{7}$ | 1 |
| 18 | 25 | $\mathrm{D}_{5}$ | 1/O | $\mathrm{A}_{8}$ | 1 |
| 19 | 26 | $\mathrm{D}_{6}$ | 1/O | $\mathrm{A}_{9}$ | 1 |
| 20 | 27 | $\mathrm{D}_{7}$ | 1/O | $\mathrm{A}_{10}$ | 1 |
| 21 | 28 | $\mathrm{D}_{8}$ | 1/O | $\mathrm{A}_{11}$ | 1 |
| 22 | 29 | $\mathrm{D}_{9}$ | 1/O | $\mathrm{A}_{12}$ | 1 |
| 23 | 30 | $\mathrm{RO}_{0} \overline{\mathrm{WU}}_{0}$ | 1/O | $\mathrm{V}_{\text {cc }}$ | - |
| 24 | 31 | $\mathrm{RO}_{1} \overline{\mathrm{WU}}_{1}$ | 1/O |  |  |
| 25 | 32 | $\mathrm{RO}_{2} \overline{\mathrm{WU}}_{2}$ | I/O |  |  |
| 26 | 33 | R1/ $/$ EVNB | 1/O |  |  |
| 27 | 34 | R11 | 1/O | $\mathrm{A}_{13}$ | 1 |
| 28 | 35 | R1 ${ }_{2}$ /BUZZ | 1/O | $\overline{\mathrm{MO}}$ | 1 |
| 29 | 36 | R13/TOB | 1/O | $\overline{C E}$ | I |
| 30 | 37 | R2/TOC | 1/O | XM1 | O |
| 31 | 38 | R2,/SCKN | 1/O | $\overline{\mathrm{OE}}$ | 1 |
| 32 | 39 | R2//SI/SO | 1/O | XM0 | O |


| Pin No. |  | MCU Mode |  | PROM Mode |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| FP-64A | DP-64S | Pin Name | 1/0 | Pin Name | 1/0 |
| 33 | 40 | $\mathrm{R}_{3}$ | I/O | $\mathrm{A}_{14}$ | I |
| 34 | 41 | R3/SEG1 | 1/O | $\mathrm{A}_{1}$ | 1 |
| 35 | 42 | R3,/SEG2 | 1/O | $\mathrm{A}_{2}$ | 1 |
| 36 | 43 | R32/SEG3 | 1/O | $\mathrm{A}_{3}$ | I |
| 37 | 44 | $\mathrm{R3}_{3} /$ SEG4 | 1/O | $\mathrm{A}_{4}$ | I |
| 38 | 45 | R4, ${ }_{0}$ SEG5 | 1/O | $\mathrm{O}_{0}$ | 1/O |
| 39 | 46 | R4, /SEG6 | 1/O | $\mathrm{O}_{1}$ | I/O |
| 40 | 47 | R4 ${ }_{2} /$ SEG7 | I/O | $\mathrm{O}_{2}$ | I/O |
| 41 | 48 | R43/SEG8 | I/O | $\mathrm{O}_{3}$ | I/O |
| 42 | 49 | R5/SEG9 | I/O | $\mathrm{O}_{4}$ | I/O |
| 43 | 50 | R5,/SEG10 | 1/O | $\mathrm{O}_{4}$ | 1/O |
| 44 | 51 | R5/SEG11 | I/O | $\mathrm{O}_{3}$ | I/O |
| 45 | 52 | $\mathrm{R5}_{3} /$ SEG12 | 1/O | $\mathrm{O}_{2}$ | I/O |
| 46 | 53 | R6/SEG13 | 1/O | $\mathrm{O}_{1}$ | 1/O |
| 47 | 54 | R6,/SEG14 | I/O | $\mathrm{O}_{0}$ | I/O |
| 48 | 55 | R6/SEG15 | I/O |  |  |
| 49 | 56 | $\mathrm{R6}_{3} /$ SEG16 | I/O |  |  |
| 50 | 57 | SEG17 | 0 |  |  |
| 51 | 58 | SEG18 | 0 |  |  |
| 52 | 59 | SEG19 | 0 |  |  |
| 53 | 60 | SEG20 | 0 |  |  |
| 54 | 61 | SEG21 | 0 |  |  |
| 55 | 62 | SEG22 | 0 |  |  |
| 56 | 63 | SEG23 | 0 |  |  |
| 57 | 64 | SEG24 | 0 |  |  |
| 58 | 1 | COM1 | 0 |  |  |
| 59 | 2 | COM2 | 0 |  |  |
| 60 | 3 | COM3 | 0 |  |  |
| 61 | 4 | COM4 | 0 |  |  |
| 62 | 5 | $\mathrm{V}_{3}$ | - |  |  |
| 63 | 6 | $\mathrm{V}_{2}$ | - |  |  |
| 64 | 7 | $\mathrm{V}_{1}$ | - | $\mathrm{V}_{c c}$ | - |

Notes: 1. I/O: I/O pin, I: Input-only pin, O: Output-only pin
2. As there are two each of pins $\mathrm{O}_{0}$ to $\mathrm{O}_{4}$, the respective pairs should be shorted.
3. Unused data pins $\left(\mathrm{O}_{5}\right.$ to $\left.\mathrm{O}_{7}\right)$ on the PROM programmer side should be handled as shown below on the socket.

4. Pin $A_{9}$ should be handled as shown below on the socket.


## HD404889/HD404899/HD404878/HD404868 Series

## 2. Pin Functions in PROM Mode

$\mathbf{V}_{\mathrm{Pp}}$ :
Applies the on-chip PROM programming voltage ( $12.5 \mathrm{~V} \pm 0.3 \mathrm{~V}$ ).
$\overline{\mathrm{CE}}$ :
Inputs a control signal to set the on-chip PROM to the write/verify enabled state.
$\overline{\mathrm{OE}}$ :
Inputs a data output control signal during verification.
$\mathrm{A}_{0}$ to $\mathrm{A}_{14}$ :
On-chip PROM address input pins.
$\mathrm{O}_{0}$ to $\mathrm{O}_{4}$ :
On-chip PROM data bus I/O pins.

As there are two each of pins $\mathrm{O}_{0}$ to $\mathrm{O}_{4}$, the respective pairs should be shorted.
$\overline{\mathbf{M}}_{0}, \overline{\mathbf{M}}_{1}, \overline{\text { RESET }}$, TEST:
PROM mode setting pins. PROM mode is set by driving the $\overline{\mathrm{M}}_{0}, \overline{\mathrm{M}}_{1}$, and $\overline{\text { RESET }}$ pins low (or by driving the $\overline{\mathrm{M}}_{0}$, and $\overline{\mathrm{RESET}}$ pins low in the HD4074869), and driving the TEST pin to the $\mathrm{V}_{\mathrm{PP}}$ level.

## Other pins:

$\mathrm{V}_{\mathrm{CC}}, \mathrm{AV}_{\mathrm{CC}}, \mathrm{R} 7_{0} / \mathrm{AN}_{0}, \mathrm{R} 7_{1} / \mathrm{AN}_{1}, \mathrm{OSC}_{1}, \mathrm{~V}_{0}$, and $\mathrm{V}_{1}$ should be connected to $\mathrm{V}_{\mathrm{CC}}$ potential.
GND, $\mathrm{AV}_{\mathrm{SS}}$, and X 1 should be connected to GND potential.

Other pins should be left open.

## HITACHI

HD404889/HD404899/HD404878/HD404868 Series


Figure 95 Memory Map in PROM Mode


Figure 96 Flowchart of High-Speed Programming

Programming Electrical Characteristics

DC Characteristics $\left(V_{C C}=6 \mathrm{~V} \pm 0.25 \mathrm{~V}, \quad V_{P P}=12.5 \mathrm{~V} \pm 0.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{a}}=25^{\circ} \mathrm{C} \pm 5^{\circ} \mathrm{C}\right.$, unless otherwise specified)

| Item |  | Symbol | Test Conditions | min | typ | max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input high voltage | $\frac{\mathrm{O}_{0} \text { to } \mathrm{O}_{4}, \mathrm{~A}_{0} \text { to } \mathrm{A}_{14}, ~}{\mathrm{OF}}$ | $\mathrm{V}_{\mathrm{IH}}$ |  | 2.2 | - | $\mathrm{V}_{\mathrm{cc}}+0.3$ | V |
| Input low voltage | $\frac{\mathrm{O}_{0}}{\mathrm{OE}}, \overline{\mathrm{CE}}, \mathrm{O}_{4}, \mathrm{~A}_{0} \text { to } \mathrm{A}_{14},$ | $\mathrm{V}_{\text {IL }}$ |  | -0.3 | - | 0.8 | V |
| Output high voltage | $\mathrm{O}_{0}$ to $\mathrm{O}_{4}$ | $\mathrm{V}_{\mathrm{OH}}$ | $\mathrm{I}_{\mathrm{OH}}=-200 \mu \mathrm{~A}$ | 2.4 | - | - | V |
| Output low voltage | $\mathrm{O}_{0}$ to $\mathrm{O}_{4}$ | $\mathrm{V}_{\mathrm{OL}}$ | $\mathrm{I}_{\mathrm{OL}}=1.6 \mathrm{~mA}$ | - | - | 0.4 | V |
| Input leakage current | $\frac{\mathrm{O}_{0} \text { to } \mathrm{O}_{4}, \mathrm{~A}_{0} \text { to } \mathrm{A}_{14},}{\mathrm{OE}, \overline{\mathrm{CE}}}$ | $\left\|I_{1 L}\right\|$ | $\mathrm{V}_{\text {in }}=5.25 \mathrm{~V} / 0.5 \mathrm{~V}$ | - | - | 2 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{cc}}$ current |  | $\mathrm{I}_{\mathrm{cc}}$ |  | - | - | 30 | mA |
| $\mathrm{V}_{\text {PP }}$ current |  | $\mathrm{I}_{\text {PP }}$ |  | - | - | 40 | mA |

AC Characteristics $\left(V_{C C}=6 \mathrm{~V} \pm 0.25 \mathrm{~V}, \mathrm{~V}_{\mathrm{PP}}=12.5 \mathrm{~V} \pm 0.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{a}}=25^{\circ} \mathrm{C} \pm 5^{\circ} \mathrm{C}\right.$, unless otherwise specified)

| Item | Symbol | Test Conditions | min | typ | max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Address setup time | $\mathrm{t}_{\text {AS }}$ | See figure 89 | 2 | - | - | $\mu \mathrm{s}$ |
| $\overline{\text { OE setup time }}$ | $\mathrm{t}_{\text {OES }}$ |  | 2 | - | - | $\mu \mathrm{s}$ |
| Data setup time | $\mathrm{t}_{\mathrm{DS}}$ |  | 2 | - | - | $\mu \mathrm{s}$ |
| Address hold time | $\mathrm{t}_{\text {AH }}$ |  | 0 | - | - | $\mu \mathrm{s}$ |
| Data hold time | $\mathrm{t}_{\mathrm{DH}}$ |  | 2 | - | - | $\mu \mathrm{s}$ |
| Data output disable time | $\mathrm{t}_{\mathrm{DF}}$ |  | - | - | 130 | ns |
| $\mathrm{V}_{\text {PP }}$ setup time | $\mathrm{t}_{\text {VPS }}$ |  | 2 | - | - | $\mu \mathrm{s}$ |
| Program pulse width | $\mathrm{t}_{\text {PW }}$ |  | 0.95 | 1.0 | 1.05 | ms |
| $\overline{\mathrm{CE}}$ pulse width during overprogramming | $\mathrm{t}_{\text {OPW }}$ |  | 2.85 | - | 78.75 | ms |
| $\mathrm{V}_{\mathrm{CC}}$ setup time | $\mathrm{t}_{\mathrm{vcs}}$ |  | 2 | - | - | $\mu \mathrm{s}$ |
| Data output delay time | $\mathrm{t}_{\text {OE }}$ |  | 0 | - | 500 | ns |

Notes: Input pulse level: 0.8 V to 2.2 V
Input rise/fall times: $\leq 20 \mathrm{~ns}$
Input timing reference levels: $1.0 \mathrm{~V}, 2.0 \mathrm{~V}$
Output timing reference levels: $0.8 \mathrm{~V}, 2.0 \mathrm{~V}$

## HD404889/HD404899/HD404878/HD404868 Series



Figure 97 PROM Write/Verify Timing

## HD404889/HD404899/HD404878/HD404868 Series

## Notes on PROM Programming

Principles of Programming/Erasure: A memory cell in a ZTAT ${ }^{\mathrm{TM}}$ microcomputer is the same as an EPROM cell; it is programmed by applying a high voltage between its control gate and drain to inject hot electrons into its floating gate. These electrons are stable, surrounded by an energy barrier formed by an $\mathrm{SiO}_{2}$ film. The change in threshold voltage of a memory cell with a charged floating gate makes the corresponding bit appear as 0 ; a cell whose floating gate is not charged appears as a 1 bit (figure 98 ).

The charge in a memory cell may decrease with time. This decrease is usually due to one of the following causes:

- Ultraviolet light excites electrons, allowing them to escape. This effect is the basis of the erasure principle.
- Heat excites trapped electrons, allowing them to escape.
- High voltages between the control gate and drain may erase electrons.

If the oxide film covering a floating gate is defective, the electron erasure rate will be greater. However, electron erasure does not often occur because defective devices are detected and removed at the testing stage.


Figure 98 Cross-Sections of a PROM Cell
PROM Programming: PROM memory cells must be programmed under specific voltage and timing conditions. The higher the programming voltage $\mathrm{V}_{\mathrm{PP}}$ and the longer the programming pulse $\mathrm{t}_{\mathrm{PW}}$ is applied, the more electrons are injected into the floating gates. However, if $\mathrm{V}_{\mathrm{PP}}$ exceeds specifications, the pn junctions may be permanently damaged. Pay particular attention to overshooting in the PROM programmer. In addition, note that negative voltage noise will produce a parasitic transistor effect that may reduce breakdown voltages.

The ZTAT ${ }^{\mathrm{TM}}$ microcomputer is electrically connected to the PROM programmer by a socket adapter. Therefore, note the following points:

- Check that the socket adapter is firmly mounted on the PROM programmer.
- Do not touch the socket adapter or the LSI during the programming. Touching them may affect the quality of the contacts, which will cause programming errors.


## HD404889/HD404899/HD404878/HD404868 Series

PROM Reliability after Programming: In general, semiconductor devices retain their reliability, provided that some initial defects can be excluded. These initial defects can be detected and rejected by screening. Baking devices under high-temperature conditions is one method of screening that can rapidly eliminate data-hold defects in memory cells. (Refer to the previous Principles of Programming/Erasure section.)

ZTAT ${ }^{T M}$ microcomputer devices are extremely reliable because they have been subjected to such a screening method during the wafer fabrication process, but Hitachi recommends that each device be exposed to $150^{\circ} \mathrm{C}$ at one atmosphere for at least 48 hours after it is programmed, to ensure its best performance. The recommended screening procedure is shown in figure 99.

Note: If programming errors occur continuously during PROM programming, suspend programming and check for problems in the PROM programmer or socket adapter. If programming verification indicates errors in programming or after high-temperature exposure, please inform Hitachi.


Note: Exposure time is measured from when the temperature in the heater reaches $150^{\circ} \mathrm{C}$.

Figure 99 Recommended Screening Procedure

## Addressing Modes

## RAM Addressing Modes

The MCU has three RAM addressing modes, as shown in figure 100 and described below.
Register Indirect Addressing Mode: The contents of the W, X, and Y registers (10 bits in total) are used as a RAM address.

Direct Addressing Mode: A direct addressing instruction consists of two words. The first word contains the opcode, and the contents of the second word (10 bits) are used as a RAM address.

Memory Register Addressing Mode: The memory registers (MR), which are located in 16 addresses from $\$ 040$ to $\$ 04 \mathrm{~F}$, are accessed with the LAMR and XMRA instructions.


Figure 100 RAM Addressing Modes

HITACHI

## HD404889/HD404899/HD404878/HD404868 Series

## ROM Addressing Modes and the P Instruction

The MCU has four ROM addressing modes, as shown in figure 101 and described below.
Direct Addressing Mode: A program can branch to any address in the ROM memory space by executing the JMPL, BRL, or CALL instruction. Each of these instructions replaces the 14 program counter bits $\left(\mathrm{PC}_{13}-\mathrm{PC}_{0}\right)$ with 14-bit immediate data.

Current Page Addressing Mode: The MCU has 64 pages of ROM with 256 words per page. A program can branch to any address in the current page by executing the BR instruction. This instruction replaces the eight low-order bits of the program counter $\left(\mathrm{PC}_{7}-\mathrm{PC}_{0}\right)$ with eight-bit immediate data. If the BR instruction is on a page boundary (address $256 n+255$ ), executing that instruction transfers the PC contents to the next physical page, as shown in figure 103. This means that the execution of the BR instruction on a page boundary will make the program branch to the next page.

Note that the HMCS400-series cross assembler has an automatic paging feature for ROM pages.
Zero-Page Addressing Mode: A program can branch to the zero-page subroutine area located at $\$ 0000$ $\$ 003 \mathrm{~F}$ by executing the CAL instruction. When the CAL instruction is executed, 6 bits of immediate data are placed in the six low-order bits of the program counter $\left(\mathrm{PC}_{5}-\mathrm{PC}_{0}\right)$, and 0 s are placed in the eight highorder bits $\left(\mathrm{PC}_{13}-\mathrm{PC}_{6}\right)$.

Table Data Addressing Mode: A program can branch to an address determined by the contents of four-bit immediate data, the accumulator, and the B register by executing the TBR instruction.

P Instruction: ROM data addressed in table data addressing mode can be referenced with the P instruction as shown in figure 102. If bit 8 of the ROM data is 1 , eight bits of ROM data are written to the accumulator and the B register. If bit 9 is 1 , eight bits of ROM data are written to the R 1 and R 2 port output registers. If both bits 8 and 9 are 1, ROM data is written to the accumulator and the B register, and also to the R1 and R2 port output registers at the same time.

The P instruction has no effect on the program counter.

## HITACHI



Figure 101 ROM Addressing Modes

## HD404889/HD404899/HD404878/HD404868 Series



Figure 102 P Instruction


Figure 103 Branching when the Branch Destination is on a Page Boundary

## Instruction Set

The MCU Series has 101 instructions, classified into the following 10 groups:

- Immediate instructions
- Register-to-register instructions
- RAM addressing instructions
- RAM register instructions
- Arithmetic instructions
- Compare instructions
- RAM bit manipulation instructions
- ROM addressing instructions
- Input/output instructions
- Control instructions

The functions of these instructions are listed in tables 31 to 40 , and an opcode map is shown in table 41.
Table 31 Immediate Instructions

| Operation | Mnemonic | Operation Code |  |  |  |  |  |  |  |  |  | Function | Status | Words/ Cycles |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Load A from immediate | LAI i | 1 | 0 | 0 | 0 | 1 | 1 |  | $\mathrm{i}_{2}$ |  |  | $\mathrm{i} \rightarrow \mathrm{A}$ |  | 1/1 |
| Load B from immediate | LBI | 1 | 0 | 0 | 0 | 0 | 0 |  | $\mathrm{i}_{2}$ |  |  | $\mathrm{i} \rightarrow \mathrm{B}$ |  | 1/1 |
| Load memory from immediate | LMID i,d |  | $\begin{gathered} 1 \\ \mathrm{~d}_{8} \end{gathered}$ | $\begin{gathered} 1 \\ \mathrm{I}_{8} \quad \mathrm{~d}_{7} \end{gathered}$ |  |  |  |  |  |  |  | $\mathrm{i} \rightarrow \mathrm{M}$ |  | 2/2 |
| Load memory from immediate, increment $Y$ | LMIIY i | 1 | 0 | 1 | 0 | 0 | 1 |  | $\mathrm{i}_{2}$ |  | $\mathrm{i}_{0}$ | $\mathrm{i} \rightarrow \mathrm{M}, \mathrm{Y}+1 \rightarrow \mathrm{Y}$ | NZ | 1/1 |

## HD404889/HD404899/HD404878/HD404868 Series

Table 32 Register-Register Instructions


Note: The assembler automatically provides an operand for the second word of the LAW instruction.

Table 33 RAM Address Instructions


Note: The assembler automatically provides an operand for the second word of the LWA instruction.

Table 34 RAM Register Instructions

| Operation | Mnemonic |  | era | tion | Co | ode |  |  |  |  |  | Function | Status | Words/ Cycles |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Load A from memory | LAM |  | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | $\mathrm{M} \rightarrow \mathrm{A}$ |  | 1/1 |
|  | LAMX | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | $\begin{aligned} & \mathrm{M} \rightarrow \mathrm{~A} \\ & \mathrm{X} \leftrightarrow \mathrm{SPX} \end{aligned}$ |  |  |
|  | LAMY |  |  | 1 | 0 | 0 | 1 | 0 | 0 | 1 |  | $\begin{aligned} & \mathrm{M} \rightarrow \mathrm{~A} \\ & \mathrm{Y} \leftrightarrow \mathrm{SPY} \end{aligned}$ |  |  |
|  | LAMXY | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 1 |  | $\begin{aligned} & M \rightarrow A \\ & X \leftrightarrow S P X, Y \leftrightarrow S P Y \end{aligned}$ |  |  |
| Load A from memory | LAMD d |  | $\begin{gathered} 1 \\ \mathrm{~d}_{8} \end{gathered}$ | $\begin{gathered} 1 \\ \mathrm{~d}_{7} \end{gathered}$ | $\begin{aligned} & 0 \\ & d_{6} \end{aligned}$ | $\begin{aligned} & 0 \\ & d_{5} \end{aligned}$ | $\begin{aligned} & 1 \\ & d_{4} \end{aligned}$ | $\begin{aligned} & 0 \\ & \mathrm{~d}_{3} \end{aligned}$ |  |  |  | $\mathrm{M} \rightarrow \mathrm{~A}$ |  | 2/2 |
| Load B from memory | LBM | 0 |  |  |  |  | 0 | 0 | 0 | 0 | 0 | $\mathrm{M} \rightarrow \mathrm{B}$ |  | 1/1 |
|  | LBMX | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | $\begin{aligned} & M \rightarrow B \\ & X \leftrightarrow S P X \end{aligned}$ |  |  |
|  | LBMY |  |  |  |  |  | 0 | 0 | 0 | 1 | 0 | $\begin{aligned} & \mathrm{M} \rightarrow \mathrm{~B} \\ & \mathrm{Y} \leftrightarrow \mathrm{SPY} \end{aligned}$ |  |  |
|  | LBMXY | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 1 | $\begin{aligned} & M \rightarrow B \\ & X \leftrightarrow S P X, Y \leftrightarrow S P Y \end{aligned}$ |  |  |
| Load memory from A | LMA | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | $A \rightarrow M$ |  | 1/1 |
|  | LMAX | 0 |  |  |  |  | 1 | 0 | 1 | 0 | 1 | $\begin{aligned} & \mathrm{A} \rightarrow \mathrm{M} \\ & \mathrm{X} \leftrightarrow \mathrm{SPX} \end{aligned}$ |  |  |
|  | LMAY | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 1 | 1 | 0 | $\begin{aligned} & \mathrm{A} \rightarrow \mathrm{M} \\ & \mathrm{Y} \leftrightarrow \mathrm{SPY} \end{aligned}$ |  |  |
|  | LMAXY | 0 | 0 |  | 0 | 0 | 1 | 0 | 1 | 1 | 1 | $\begin{aligned} & \mathrm{A} \rightarrow \mathrm{M} \\ & \mathrm{X} \leftrightarrow \mathrm{SPX}, \mathrm{Y} \leftrightarrow \mathrm{SPY} \end{aligned}$ |  |  |
| Load memory from A | LMAD d | $\begin{aligned} & 0 \\ & \mathrm{~d}_{9} \end{aligned}$ | $\begin{gathered} 1 \\ \mathrm{~d}_{8} \end{gathered}$ | $1$ $\mathrm{d}_{7}$ | $\begin{aligned} & 0 \\ & d_{6} \end{aligned}$ | $\begin{aligned} & 0 \\ & d_{5} \end{aligned}$ | 1 $\mathrm{d}_{4}$ |  |  | $\begin{aligned} & 0 \\ & \mathrm{~d}_{1} \end{aligned}$ |  | $A \rightarrow M$ |  | 2/2 |
| Load memory from A, increment $Y$ | LMAIY | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | $A \rightarrow M, Y+1 \rightarrow Y$ | NZ | 1/1 |
|  | LMAIYX | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 1 | $\begin{aligned} & A \rightarrow M, Y+1 \rightarrow Y \\ & X \leftrightarrow S P X \end{aligned}$ |  |  |
| Load memory from A, decrement Y | LMADY | 0 | 0 | 1 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | $A \rightarrow M, Y-1 \rightarrow Y$ | NB | 1/1 |
|  | LMADYX | 0 | 0 | 1 | 1 | 0 | 1 | 0 | 0 | 0 | 1 | $\begin{aligned} & A \rightarrow M, Y-1 \rightarrow Y \\ & X \leftrightarrow S P X \end{aligned}$ |  |  |

## HD404889/HD404899/HD404878/HD404868 Series

Table 34 RAM Register Instructions (cont)


Table 35 Arithmetic Instructions


## HD404889/HD404899/HD404878/HD404868 Series

Table 36 Compare Instructions


Table 37 RAM Bit Manipulation Instructions

| Operation | Mnemonic | Operation Code |  |  |  |  |  |  |  |  |  | Function | Status | Words/ Cycles |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Set memory bit | SEM n | 0 | 0 | 1 | 0 | 0 | 0 | 0 |  | $\mathrm{n}_{1}$ |  | $\mathrm{i} \rightarrow \mathrm{M}(\mathrm{n})$ |  | 1/1 |
| Set memory bit | SEMD n,d |  | $\begin{gathered} 1 \\ \mathrm{~d}_{8} \end{gathered}$ | $\begin{array}{r} 1 \\ { }_{8} \mathrm{~d}_{7} \\ \hline \end{array}$ | $\begin{aligned} & 0 \\ & d_{6} \end{aligned}$ | $\begin{aligned} & 0 \\ & d_{5} \end{aligned}$ |  |  |  |  |  | $\mathrm{i} \rightarrow \mathrm{M}(\mathrm{n})$ |  | 2/2 |
| Reset memory bit | REM n | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 0 | $\mathrm{n}_{1}$ |  | $0 \rightarrow M(n)$ |  | 1/1 |
| Reset memory bit | REMD n,d |  | $\begin{aligned} & 1 \\ & \mathrm{~d}_{8} \end{aligned}$ | $\begin{array}{r} 1 \\ { }_{8} d_{7} \\ \hline \end{array}$ | $\begin{aligned} & 0 \\ & d_{6} \end{aligned}$ | $\begin{aligned} & 0 \\ & d_{5} \end{aligned}$ | $\begin{aligned} & 0 \\ & \mathrm{~d}_{4} \end{aligned}$ |  |  | $\begin{aligned} & \mathrm{n}_{1} \\ & \mathrm{~d}_{1} \end{aligned}$ |  | $0 \rightarrow M(n)$ |  | 2/2 |
| Test memory bit | TM n | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 1 | $\mathrm{n}_{1}$ | $\mathrm{n}_{0}$ |  | M (n) | 1/1 |
| Test memory bit | TM n, d |  | $\begin{aligned} & 1 \\ & \mathrm{~d}_{8} \end{aligned}$ | $\begin{array}{r} 1 \\ \mathrm{~d}_{7} \end{array}$ | $\begin{aligned} & 0 \\ & d_{6} \end{aligned}$ | $\begin{aligned} & 0 \\ & \mathrm{~d}_{5} \end{aligned}$ | $\begin{aligned} & 0 \\ & \mathrm{~d}_{4} \end{aligned}$ |  |  | $\begin{aligned} & \mathrm{n}_{1} \\ & \mathrm{~d}_{1} \end{aligned}$ | $\begin{aligned} & \mathrm{n}_{0} \\ & \mathrm{~d}_{0} \end{aligned}$ |  | M (n) | 2/2 |

Table 38 ROM Address Instructions


Table 39 Input/Output Instructions

| Operation | Mnemonic | Operation Code |  |  |  |  |  |  | Function | Status | Words/ Cycles |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Set discrete I/O latch | SED | 0 | 0 | 1 | 1 | 1 | 0 | $\begin{array}{llll}0 & 1 & 0 & 0\end{array}$ | $1 \rightarrow \mathrm{D}(\mathrm{Y})$ |  | 1/1 |
| Set discrete I/O latch direct | SEDD m | 1 | 0 | 1 | 1 | 1 | 0 | $m_{3} m_{2} m_{1} m_{0}$ | $1 \rightarrow \mathrm{D}(\mathrm{m})$ |  | 1/1 |
| Reset discrete I/O latch | RED | 0 | 0 | 0 | 1 | 1 | 0 | $\begin{array}{llll}0 & 1 & 0 & 0\end{array}$ | $0 \rightarrow \mathrm{D}(\mathrm{Y})$ |  | 1/1 |
| Reset discrete I/O latch direct | REDD m | 1 | 0 | 0 | 1 | 1 | 0 | $m_{3} m_{2} m_{1} m_{0}$ | $0 \rightarrow \mathrm{D}(\mathrm{m})$ |  | 1/1 |
| Test discrete I/O latch | TD | 0 | 0 | 1 | 1 | 1 | 0 | $\begin{array}{llll}0 & 0 & 0 & 0\end{array}$ |  | $D(Y)$ | 1/1 |
| Test discrete I/O latch direct | TDD m | 1 | 0 | 1 | 0 | 1 | 0 | $m_{3} m_{2} m_{1} m_{0}$ |  | D (m) | 1/1 |
| Load A from R-port register | LAR m | 1 | 0 | 0 | 1 | 0 | 1 | $m_{3} m_{2} m_{1} m_{0}$ | $\mathrm{R}(\mathrm{m}) \rightarrow \mathrm{A}$ |  | 1/1 |
| Load B from R-port register | LBR m | 1 | 0 | 0 | 1 | 0 | 0 | $m_{3} m_{2} m_{1} m_{0}$ | $R(m) \rightarrow B$ |  | 1/1 |
| Load R-port register from A | LRA m | 1 | 0 | 1 | 1 | 0 | 1 | $m_{3} m_{2} m_{1} m_{0}$ | $A \rightarrow R(m)$ |  | 1/1 |
| Load R-port register from B | LRB m | 1 | 0 | 1 | 1 | 0 | 0 | $m_{3} m_{2} m_{1} m_{0}$ | $B \rightarrow R(m)$ |  | 1/1 |
| Pattern generation | P p | 0 | 1 | 1 | 0 | 1 | 1 | $\mathrm{p}_{3} \mathrm{p}_{2} \mathrm{p}_{1} \mathrm{p}_{0}$ |  |  | 1/2 |

## HD404889/HD404899/HD404878/HD404868 Series

Table 40 Control Instructions

|  |  |  |  | Words/ <br> Operation | Mnemonic | Operation Code |  |  |  | Function | Status |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| No operation | NOP | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | $1 / 1$ |
| Start serial | STS | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | $1 / 1$ |
| Standby mode/watch mode* | SBY | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | $1 / 1$ |
| Stop mode/watch mode | STOP | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 1 | 0 | 1 | $1 / 1$ |

Note: Only after a transition from subactive mode.

## Table 41 Opcode Map



$\square$| 1-word/2-cycle |
| :--- |
| instruction |$\square$| 1-word/3-cycle |
| :--- |
| instruction |$\square$| RAM direct address |
| :--- |
| instruction |
| (2-word/2-cycle) |$\quad$| 2-word/2-cycle |
| :--- |

## HD404889/HD404899/HD404878/HD404868 Series

Table 41 Opcode Map (cont)


## Absolute Maximum Ratings

| Item | Symbol | Value | Unit | Notes |
| :--- | :--- | :--- | :--- | :--- |
| Power supply voltage | $\mathrm{V}_{\mathrm{cc}}$ | -0.3 to +7.0 | V |  |
| Programming voltage | $\mathrm{V}_{\mathrm{PP}}$ | -0.3 to +14.0 | V | 1 |
| Pin voltage | $\mathrm{V}_{\mathrm{T}}$ | -0.3 to $\mathrm{V}_{\mathrm{cc}}+0.3$ | V |  |
| Allowable input current (total) | $\Sigma \mathrm{I}_{0}$ | 100 | mA | 2 |
| Allowable output current (total) | $-\sum \mathrm{I}_{0}$ | 50 | mA | 3 |
| Allowable input current (per pin) | $\mathrm{I}_{0}$ | 4 | mA | 4,5 |
|  |  | 30 | mA | 4,6 |
| Allowable output current (per pin) | $-\mathrm{I}_{0}$ | 4 | mA | 7,8 |
| Operating temperature |  | 20 | mA | 7,9 |
| Storage temperature | Topr | -20 to +75 | ${ }^{\circ} \mathrm{C}$ | 10 |
| Nstg | -55 to +125 | ${ }^{\circ} \mathrm{C}$ | 11 |  |

Notes: Permanent damage may occur if these maximum ratings are exceeded. Normal operation must be under the conditions stated in the electrical characteristics tables. If these conditions are exceeded, the LSI may malfunction or its reliability may be affected.

1. Applies to the HD4074889, HD4074899, and HD4074869 TEST ( $\mathrm{V}_{\mathrm{PP}}$ ) pin.
2. The allowable input current (total) is the sum of all currents flowing from I/O pins to ground at the same time.
3. The allowable output current (total) is the sum of all currents flowing from $\mathrm{V}_{C C}$ to $\mathrm{I} / \mathrm{O}$ pins.
4. The allowable input current (per pin) is the maximum current allowed to flow from any one I/O pin to ground.
5. Applies to pins $D_{0}$ to $D_{3}$ and $R 0$ to $R 8$.
6. Applies to pins $D_{4}$ to $D_{11}$.
7. The allowable output current (per pin) is the maximum current allowed to flow from $\mathrm{V}_{\mathrm{cC}}$ to any one I/O pin.
8. Applies to pins $D_{4}$ to $D_{11}$ and $R 0$ to $R 8$.
9. Applies to pins $D_{0}$ to $D_{3}$.
10. The operating temperature indicates the temperature range in which power can be supplied to the LSI (voltage Vcc shown in the electrical characteristics tables can be applied).
11. In the case of chips, the storage specification differs from that of the package products. Please consult your Hitachi sales representative for details.

## HD404889/HD404899/HD404878/HD404868 Series

## Electrical Characteristics

DC Characteristics (HD404888, HD4048812, HD404889, HD404898, HD4048912, HD404899, HD404874, HD404878, HD404864, HD404868: $\mathrm{V}_{\mathrm{CC}}=1.8 \mathrm{~V}$ to 5.5 V , $\mathrm{GND}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{a}}=-20^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$; HCD404889, HCD404899, HCD404878: $V_{C C}=1.8 V$ to 5.5 V , GND $=0 \mathrm{~V}$, $\mathrm{Ta}=+75^{\circ} \mathrm{C}$; HD4074889, HD4074899, HD4074869: $\mathrm{V}_{\mathrm{CC}}=2.0 \mathrm{~V}$ to $5.5 \mathrm{~V}, \mathrm{GND}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{a}}=-20^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$, unless otherwise specified)

| Item | Symbol Pins |  | min. | typ. | max. | Unit | Test conditions | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input high voltage | $\mathrm{V}_{\mathrm{IH}}$ | RESET, $\overline{\text { SCK, }}$ SI, $\mathrm{INT}_{0}, \mathrm{NT}_{1}, \mathrm{WU}_{0}$ to $\overline{\mathrm{WU}}_{3}$, EVNB, EVND | $0.90 \mathrm{~V}_{\text {cc }}$ | - | $\mathrm{V}_{\mathrm{cc}}+0.3$ | V |  |  |
|  |  | $\mathrm{OSC}_{1}$ | $\mathrm{V}_{\text {cc }}-0.3$ | - | $\mathrm{V}_{\mathrm{cc}}+0.3$ | V | External clock operation |  |
| Input low voltage | $\mathrm{V}_{\text {IL }}$ | $\overline{\text { RESET, }} \overline{\text { SCK, }}$, SI , $\mathrm{INT}_{0}, \mathrm{NT}_{1}, \mathrm{WU}_{0}$ to $\overline{\mathrm{WU}}_{3}$, EVNB, EVND | -0.3 | - | $0.10 \mathrm{~V}_{\text {cc }}$ | V |  |  |
|  |  | $\mathrm{OSC}_{1}$ | -0.3 | - | 0.3 | V | External clock operation |  |
| Output high voltage | $\mathrm{V}_{\text {OH }}$ | $\begin{aligned} & \overline{\mathrm{SCK}}, \mathrm{SO}, \mathrm{BUZZ}, \mathrm{TOB}, \\ & \text { TOC } \end{aligned}$ | $\mathrm{V}_{\mathrm{cc}}-0.5$ | - | - | V | $-\mathrm{I}_{\mathrm{OH}}=0.3 \mathrm{~mA}$ |  |
| Output low voltage | $\mathrm{V}_{\text {OL }}$ | $\begin{aligned} & \hline \overline{\text { SCK, SO, BUZZ, TOB, }} \text { TOC } \end{aligned}$ | - | - | 0.4 | V | $\mathrm{I}_{\mathrm{OL}}=0.4 \mathrm{~mA}$ |  |
| I/O leakage current | $\left\|I_{1 L}\right\|$ | $\overline{\mathrm{RESET}, \overline{S C K}, \mathrm{SI}, \overline{\mathrm{INT}}}{ }_{0}$, <br> $\mathrm{INT}_{1}, \overline{\mathrm{WU}}_{0}$ to $\mathrm{WU}_{3}$, EVNB, EVND, OSC ${ }_{1}$, TOB, TOC, SO, BUZZ |  | - | 1 | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {in }}=0 \mathrm{~V}$ to $\mathrm{V}_{\text {cc }}$ | 1 |
| Active mode current dissipation | $\mathrm{ICC1}$ | $\mathrm{V}_{\mathrm{cc}}$ | - | 3.0 | 5.0 | mA | $\mathrm{V}_{\text {cc }}=5 \mathrm{~V}, \mathrm{f}_{\text {osc }}=4 \mathrm{MHz}$ | 2 |
|  | $\mathrm{I}_{\mathrm{CC} 2}$ |  | - | 0.4 | 1.0 | mA | $\begin{aligned} & \mathrm{V}_{\mathrm{cc}}=3 \mathrm{~V}, \\ & \mathrm{f}_{\mathrm{osc}}=800 \mathrm{kHz} \end{aligned}$ | 2 |
| Standby mode current dissipation | $\mathrm{I}_{\text {SBY }}$ | $\mathrm{V}_{\mathrm{cc}}$ | - | 1.0 | 2.0 | mA | $\begin{aligned} & \mathrm{V}_{\mathrm{cc}}=5 \mathrm{~V}, \\ & \mathrm{f}_{\mathrm{osc}}=4 \mathrm{MHz}, \\ & \mathrm{LCD} \text { on } \end{aligned}$ | 3 |
|  | $\mathrm{I}_{\text {SBY2 }}$ |  | - | 0.3 | 0.6 | mA | $\begin{aligned} & \mathrm{V}_{\mathrm{cc}}=3 \mathrm{~V}, \\ & \mathrm{f}_{\mathrm{osc}}=800 \mathrm{kHz} \mathrm{LCD} \\ & \text { on } \end{aligned}$ | 3 |
| Subactive mode current dissipation | $\mathrm{I}_{\text {SUB }}$ | $V_{c c}$ <br> (HD404888, HD4048812, HD404889, HCD404889, HD404898, HD4048912, HD404899, HCD404899, HD404874, HD404878, HCD404878, HD404864, HD404868) | - | 35 | 60 | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{cc}}=3 \mathrm{~V}$, LCD on, 32 kHz oscillator used | 4,5 |
|  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{cc}}(\mathrm{HD} 4074889, \\ & \mathrm{HD} 4074899, \mathrm{HD} 4074869) \end{aligned}$ | - | 70 | 120 | $\mu \mathrm{A}$ |  | 4,5 |

## HITACHI

| Item | Symbol Pins |  | min. | typ. | max. | Unit | Test Conditions | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Watch mode current dissipation | $\mathrm{I}_{\text {WTC } 1}$ | $\mathrm{V}_{\mathrm{cc}}$ | - | 15 | 30 | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$, LCD on, 32 kHz oscillator used | 4,5 |
|  | $I_{\text {WTC2 }}$ | $\mathrm{V}_{\mathrm{cc}}$ | - | 5 | 8 | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{cC}}=3 \mathrm{~V}$, LCD off, 32 kHz oscillator used | 5 |
| Stop mode current dissipation | $\mathrm{I}_{\text {stop }}$ | $\mathrm{V}_{\mathrm{cc}}$ | - | - | 5 | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{cc}}=3 \mathrm{~V}, \mathrm{no} 32 \mathrm{kHz}$ <br> oscillator | 5 |
| Stop mode retention voltage | $\mathrm{V}_{\text {STOP }}$ | $\mathrm{V}_{\mathrm{cc}}$ | 1.5 | - | - | V | no 32 kHz oscillator | 6 |

Notes: 1. Excludes output buffer current.
2. Power supply current when the MCU is in the reset state and there are no $I / O$ currents.

| Test Conditions | MCU State | $\bullet$ |
| :--- | :--- | :--- |
|  | Pin States | $\bullet$ |
|  |  | RESET, TEST: At ground |

3. Power supply current when the on-chip timers are operating and there are no I/O currents.

| Test Conditions | MCU State | - I/O: Same as reset state <br> - Standby mode <br> - $f_{\text {cyc }}=f_{\text {osc }} / 4$ |
| :---: | :---: | :---: |
|  | Pin States | - RESET: At $\mathrm{V}_{\mathrm{cc}}$ <br> - TEST: At ground <br> - $\mathrm{D}_{0}$ to $\mathrm{D}_{11}, \mathrm{R}_{0}$ to $\mathrm{R}_{8}$ : At $\mathrm{V}_{\mathrm{cc}}$ |

4. Applies when the LCD power supply dividing resistor is connected.
5. Power supply current when there are no I/O currents.

Test Conditions Pin States

- RESET: At $V_{c c}$
- TEST: At ground
- $\mathrm{D}_{0}$ to $\mathrm{D}_{11}, \mathrm{R}_{0}$ to $\mathrm{R}_{8}$ : At $\mathrm{V}_{\mathrm{cc}}$

6. Voltage needed to retain RAM data.

## HD404889/HD404899/HD404878/HD404868 Series

I/O Characteristics for Standard Pins (HD404888, HD4048812, HD404889, HD404898, HD4048912, HD404899, HD404874, HD404878, HD404864, HD404868: $\mathrm{V}_{\mathrm{CC}}=1.8 \mathrm{~V}$ to 5.5 V , $\mathrm{GND}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{a}}=-20^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$; HCD404889, HCD404899, HCD404878: $\mathrm{V}_{\mathrm{CC}}=1.8 \mathrm{~V}$ to 5.5 V , GND=0V, $\mathrm{Ta}=+75^{\circ} \mathrm{C}$; HD4074889, HD4074899, HD4074869: $\mathrm{V}_{\mathrm{CC}}=2.0 \mathrm{~V}$ to 5.5 V , $\mathrm{GND}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{a}}=-20^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$, unless otherwise specified)

| Item | Symbol | Pins | min. | typ. | max. | Unit | Test conditions | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input high voltage | $\mathrm{V}_{\text {IH }}$ | R0 to R8 | $0.7 \mathrm{~V}_{\text {cc }}$ | - | $\mathrm{V}_{\mathrm{cc}}+0.3$ | V |  | 1 |
|  |  | R0 to R7 |  |  |  |  |  | 2 |
| Input low voltage | $\mathrm{V}_{\text {IL }}$ | R0 to R8 | -0.3 | - | $0.3 \mathrm{~V}_{\text {cc }}$ | V |  | 1 |
|  |  | R0 to R7 |  |  |  |  |  | 2 |
| Output high voltage | $\mathrm{V}_{\text {OH }}$ | R0 to R8 | $\mathrm{V}_{\mathrm{cC}}-0.5$ | - | - | V | $-\mathrm{l}_{\mathrm{OH}}=0.3 \mathrm{~mA}$ | 1 |
|  |  | R0 to R7 |  |  |  |  |  | 2 |
| Output low voltage | $\mathrm{V}_{\mathrm{OL}}$ | R0 to R8 | - | - | 0.4 | V | $\mathrm{I}_{\mathrm{OL}}=0.4 \mathrm{~mA}$ | 1 |
|  |  | R0 to R7 |  |  |  |  |  | 2 |
| I/O leakage current | $\left\|I_{\text {IL }}\right\|$ | R0 to R8 | - | - | 1 | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {IN }}=0 \mathrm{~V}$ to $\mathrm{V}_{\text {cc }}$ | 1,3 |
|  |  | R0 to R7 |  |  |  |  |  | 2, 3 |
| MOS pull-up current | $-_{\text {PU }}$ | R0 to R8 | 10 | 50 | 150 | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}, \mathrm{~V}_{10}=0 \mathrm{~V}$ | 1 |
|  |  | R0 to R7 |  |  |  |  |  | 2 |

Notes: 1. Applies to the HD404889, HD404899, and HD404878 Series.
2. Applies to the HD404868 Series.
3. Excludes the current flowing in the output buffer.

## HITACHI

I/O Characteristics for High-Current Pins (HD404888, HD4048812, HD404889, HD404898, HD4048912, HD404899, HD404874, HD404878, HD404864, HD404868: $\mathrm{V}_{\mathrm{CC}}=1.8 \mathrm{~V}$ to 5.5 V , GND=0V, $\mathrm{T}_{\mathrm{a}}=-20^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$; HCD404889, HCD404899, $\mathrm{HCD404878}$ : $\mathrm{V}_{\mathrm{CC}}=1.8 \mathrm{~V}$ to 5.5 V , $\mathrm{GND}=0 \mathrm{~V}$, $\mathrm{Ta}=+75^{\circ} \mathrm{C}$; HD4074889, HD4074899, HD4074869: $\mathrm{V}_{\mathrm{CC}}=\mathbf{2 . 0 V}$ to $5.5 \mathrm{~V}, \mathrm{GND}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{a}}=-20^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$, unless otherwise specified)


Notes: 1. Applies to the HD404889, HD404899, and HD404878 Series.
2. Applies to the HD404868 Series.
3. Excludes the current flowing in the output buffer.

## HD404889/HD404899/HD404878/HD404868 Series

LCD Circuit Characteristics (HD404888, HD4048812, HD404889, HD404898, HD4048912, HD404899, HD404874, HD404878, HD404864, HD404868: $V_{C C}=1.8 \mathrm{~V}$ to $5.5 \mathrm{~V}, \mathrm{GND}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{a}}=-20^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$; HCD404889, HCD404899, HCD404878: $\mathrm{V}_{\mathrm{CC}}=1.8 \mathrm{~V}$ to 5.5 V , GND=0V, $\mathrm{Ta}=+75^{\circ} \mathrm{C}$; HD4074889, HD4074899, HD4074869: $\mathrm{V}_{\mathrm{CC}}=2.0 \mathrm{~V}$ to 5.5 V , $\mathrm{GND}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{a}}=-20^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$, unless otherwise specified)

| Item | Symbol | Pins | min. | typ. | max. | Unit | Test conditions | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Segment driver voltage drop | $\mathrm{V}_{\text {DS }}$ | SEG1 to SEG32 | - | - | 0.6 | V | $\begin{aligned} & \mathrm{I}_{\mathrm{d}}=3 \mu \mathrm{~A} \\ & \mathrm{~V}_{1}=2.7 \text { to } 5.5 \mathrm{~V} \end{aligned}$ | 1,2 |
|  |  | SEG1 to SEG24 |  |  |  |  |  | 1, 3 |
| Common driver voltage drop | $V_{D C}$ | COM1 to COM4 | - | - | 0.3 | V | $\begin{aligned} & \mathrm{I}_{\mathrm{d}}=3 \mu \mathrm{~A} \\ & \mathrm{~V}_{1}=2.7 \text { to } 5.5 \mathrm{~V} \end{aligned}$ | 1 |
| LCD power supply dividing resistance | $\mathrm{R}_{\mathrm{w}}$ |  | 50 | 300 | 900 | $k \Omega$ | $\mathrm{V}_{1}$-GND |  |
| LCD voltage | $\mathrm{V}_{\text {LCD }}$ | $\mathrm{V}_{1}$ | 2.2 | - | $\mathrm{V}_{\mathrm{cc}}$ | V |  | 4, 5 |

Notes: 1. The voltage drop from power supply pins $\mathrm{V}_{1}, \mathrm{~V}_{2}, \mathrm{~V}_{3}$, and $G N D$ to each segment pin or each common pin.
2. Applies to the HD404889, HD404899, and HD404878 Series.
3. Applies to the HD404868 Series.
4. In the HD404889, HD404899, and HD404878 Series, when $\mathrm{V}_{\text {LCD }}$ is supplied by the internal power supply, $\mathrm{V}_{0}$ and $\mathrm{V}_{1}$ should be shorted. When $\mathrm{V}_{\text {LCD }}$ is supplied by an external power supply, the relationship $\mathrm{V}_{\mathrm{CC}} \geq \mathrm{V}_{\mathrm{LCD}} \geq 2.2 \mathrm{~V}$ should be maintained. In this case, the $\mathrm{V}_{0}$ pin should be fixed at $\mathrm{V}_{\mathrm{cc}}$.
5. In the HD404868 Series, when $\mathrm{V}_{\mathrm{LCD}}$ is supplied by an external power supply, the relationship $\mathrm{V}_{\mathrm{CC}}$ $\geq \mathrm{V}_{\mathrm{LCD}} \geq 2.2 \mathrm{~V}$ should be maintained.

## HITACHI

## HD404889/HD404899/HD404878/HD404868 Series

A/D Converter Characteristics (HD404888, HD4048812, HD404889: $\mathrm{V}_{\mathrm{CC}}=1.8 \mathrm{~V}$ to 5.5 V , $\mathrm{GND}=0 \mathrm{~V}$, $\mathrm{T}_{\mathrm{a}}=-20^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C} ; \mathbf{H C D 4 0 4 8 8 9 :} \mathrm{V}_{\mathrm{CC}}=\mathbf{1 . 8 V}$ to $5.5 \mathrm{~V}, \mathrm{GND}=0 \mathrm{~V}, \mathrm{Ta}=+75^{\circ} \mathrm{C} ; \mathrm{HD} 4074889: \mathrm{V}_{\mathrm{CC}}=2.0 \mathrm{~V}$ to $5.5 \mathrm{~V}, \mathrm{GND}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{a}}=-\mathbf{2 0}{ }^{\circ} \mathrm{C}$ to $+\mathbf{7 5}^{\circ} \mathrm{C}$, unless otherwise specified)

| Item | Symbol | Pins | min. | typ. | max. | Unit | Test conditions | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Analog power supply voltage | $\mathrm{AV}_{\mathrm{Cc}}$ | $\mathrm{AV}_{\mathrm{Cc}}$ | $\mathrm{V}_{C C}-0.3$ | $\mathrm{V}_{\mathrm{Cc}}$ | $\mathrm{V}_{\mathrm{CC}}+0.3$ | V |  | 1 |
| Analog input voltage | $A V_{\text {in }}$ | $\mathrm{AN}_{0}$ to $\mathrm{AN}_{5}$ | $\mathrm{AV}_{\text {SS }}$ | - | $\mathrm{AV}_{\text {cc }}$ | V |  |  |
| $\mathrm{AV}_{\mathrm{CC}}-\mathrm{AV}_{\text {SS }}$ current | $I_{\text {AD }}$ |  | - | - | 500 | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{CC}}=\mathrm{AV}_{\mathrm{CC}}=5.0 \mathrm{~V}$ |  |
| Analog input capacitance | $\mathrm{CA}_{\text {in }}$ | $\mathrm{AN}_{0}$ to $\mathrm{AN}_{5}$ | - | 15 | - | pF |  |  |
| Resolution |  |  | - | 8 | - | bit |  |  |
| Number of inputs |  |  | 0 | - | 6 | channel |  |  |
| Absolute accuracy |  |  | - | - | $\pm 2.0$ | LSB | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{AV}_{\mathrm{CC}}=2.7 \mathrm{~V} \text { to } \\ & 5.5 \mathrm{~V} \end{aligned}$ |  |
|  |  |  | - | - | $\pm 3.0$ | LSB | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{AV}_{\mathrm{CC}}=1.8 \mathrm{~V} \text { to } \\ & 2.7 \mathrm{~V} \end{aligned}$ | 2 |
| Conversion time |  |  | 65 | - | 125 | $\mathrm{t}_{\text {cyc }}$ |  |  |
| Input impedance |  | $\mathrm{AN}_{0}$ to $\mathrm{AN}_{5}$ | 1 | - | - | $\mathrm{M} \Omega$ |  |  |

Notes: 1. Connect to the $V_{c c}$ pin when the $A / D$ converter is not used. The $A V_{c c}$ setting ranges are 1.8 $\mathrm{V} \leq A V_{\mathrm{cc}} \leq 5.5 \mathrm{~V}$ (HD404888, HD4048812, HD404889, HCD404889) and $2.0 \mathrm{~V} \leq \mathrm{AV}_{\mathrm{cc}} \leq 5.5 \mathrm{~V}$ (HD4074889)
2. The conversion time is 125 tcyc.

## HD404889/HD404899/HD404878/HD404868 Series

(HD404898, HD4048912, HD404899: $\mathrm{V}_{\mathrm{CC}}=1.8 \mathrm{~V}$ to $5.5 \mathrm{~V}, \mathrm{GND}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{a}}=-20^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$;
HCD404899: $\mathrm{V}_{\mathrm{CC}}=1.8 \mathrm{~V}$ to $5.5 \mathrm{~V}, \mathrm{GND}=0 \mathrm{~V}, \mathrm{Ta}=+75^{\circ} \mathrm{C}$;
HD4074899: $\mathrm{V}_{\mathrm{CC}}=2.0 \mathrm{~V}$ to $5.5 \mathrm{~V}, \mathrm{GND}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{a}}=-20^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$, unless otherwise specified)

| Item | Symbol | Pins | min. | typ. | max. | Unit | Test conditions | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Analog power supply voltage | $\mathrm{AV}_{\mathrm{cc}}$ | $\mathrm{AV}_{\text {cc }}$ | $\mathrm{V}_{\mathrm{cc}}-0.3$ | $\mathrm{V}_{\mathrm{cc}}$ | $\mathrm{V}_{\mathrm{cc}}+0.3$ | V |  | 1 |
| Analog input voltage | $\mathrm{AV}_{\text {in }}$ | $\mathrm{AN}_{0}$ to $\mathrm{AN}_{5}$ | $\mathrm{AV}_{\text {Ss }}$ | - | $\mathrm{AV}_{\mathrm{CC}}$ | V |  |  |
| $\mathrm{AV}_{\mathrm{cc}}-\mathrm{AV}_{\mathrm{SS}}$ current | $I_{\text {AD }}$ |  | - | - | 500 | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{CC}}=\mathrm{AV}_{\mathrm{cc}}=5.0 \mathrm{~V}$ |  |
| Analog input capacitance | $\mathrm{CA}_{\text {in }}$ | $\mathrm{AN}_{0}$ to $\mathrm{AN}_{5}$ | - | 15 | - | pF |  |  |
| Resolution |  |  | - | 10 | - | bit |  |  |
| Number of inputs |  |  | 0 | - | 6 | channel |  |  |
| Conversion time |  |  | 125 | - | - | $\mathrm{t}_{\text {cyc }}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{AV}_{\mathrm{CC}}=1.8 \mathrm{~V} \text { to } \\ & \text { less than } 2.0 \mathrm{~V} \end{aligned}$ | 2 |
|  |  |  | 65 | - | 125 | $\mathrm{t}_{\text {cyc }}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{AV}_{\mathrm{CC}}=2.0 \mathrm{~V} \text { to } \\ & 5.5 \mathrm{~V} \end{aligned}$ |  |
| Absolute accuracy |  |  | - | - | $\pm 4.0$ | LSB |  |  |
| Input impedance |  | $\mathrm{AN}_{0}$ to $\mathrm{AN}_{5}$ | 1 | - | - | $\mathrm{M} \Omega$ |  |  |

Notes: 1. Connect to the $V_{c c}$ pin when the $A / D$ converter is not used. The $A V_{c c}$ setting ranges are 1.8 $\mathrm{V} \leq A V_{\mathrm{cc}} \leq 5.5 \mathrm{~V}$ (HD404898, HD4048912, HD404899, HCD404899) and $2.0 \mathrm{~V} \leq \mathrm{AV}_{\mathrm{cc}} \leq 5.5 \mathrm{~V}$ (HD4074899)
2. Applies to HD404898, HD4048912, HD404899, and HCD404899.
(HD404864, HD404868: $\mathrm{V}_{\mathrm{CC}}=1.8 \mathrm{~V}$ to $5.5 \mathrm{~V}, \mathrm{GND}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{a}}=-20^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C} ; \mathrm{HD4074869}: \mathrm{V}_{\mathrm{CC}}=2.0 \mathrm{~V}$ to $5.5 \mathrm{~V}, \mathrm{GND}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{a}}=-20^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$ )

| Item | Symbol | Pins | min. | typ. | max. | Unit | Test conditions | Notes |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Analog input voltage | $\mathrm{AV}_{\text {in }}$ | $\mathrm{AN}_{0}$ to $\mathrm{AN}_{3}$ | GND | - | $\mathrm{V}_{\mathrm{cc}}$ | V |  |  |
| Analog input <br> capacitance | $\mathrm{CA}_{\text {in }}$ | $\mathrm{AN}_{0}$ to $\mathrm{AN}_{3}$ | - | 15 | - | pF |  |  |
| Resolution |  |  |  |  |  |  |  |  |
| Number of inputs |  |  | - | 10 | - | bit |  |  |
| Absolute accuracy |  |  | - | - | 4 | channel |  |  |
| Conversion time |  |  | 125 | - | - | $\mathrm{t}_{\text {cyc }}$ | $\mathrm{V}_{\mathrm{cc}}=1.8 \mathrm{~V}$ to less | 1 |
|  |  |  |  |  |  | than 2.0 V |  |  |
| Input impedance |  | $\mathrm{AN}_{0}$ to $\mathrm{AN}_{3}$ | 1 | - | - | $\mathrm{M} \Omega$ |  |  |

Note: 1. Applies to HD404864 and HD404868.

## HITACHI

## HD404889/HD404899/HD404878/HD404868 Series

AC Characteristics (HD404888, HD4048812, HD404889, HD404898, HD4048912, HD404899, HD404874, HD404878, HD404864, HD404868: $\mathrm{V}_{\mathrm{CC}}=1.8 \mathrm{~V}$ to $5.5 \mathrm{~V}, \mathrm{GND}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{a}}=-20^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$;, HCD404889, HCD404899, HCD404878: $V_{\text {CC }}=1.8 \mathrm{~V}$ to 5.5 V , $\mathrm{GND}=0 \mathrm{~V}$, $\mathrm{Ta}=+75^{\circ} \mathrm{C}$; HD4074889, HD4074899, HD4074869: $\mathrm{V}_{\mathrm{CC}}=2.0 \mathrm{~V}$ to 5.5 V , $\mathrm{GND}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{a}}=-20^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$, unless otherwise specified)

| Item | Symbo | Pins | min. | typ. | max. | Unit | Test conditions | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Clock oscillation frequency | $\mathrm{f}_{\text {osc }}$ | $\mathrm{OSC}_{1}, \mathrm{OSC}_{2}$ | 0.4 | - | 4.5 | MHz | Division by 4 | 1 |
|  |  | X1, X2 | - | 32.768 | - | kHz |  |  |
| Instruction cycle time | $\mathrm{t}_{\text {cyc }}$ |  | 0.89 | - | 10 | $\mu \mathrm{s}$ | Division by 4 |  |
|  | $\mathrm{t}_{\text {subyc }}$ |  | - | 244.14 | - | $\mu \mathrm{s}$ | 32 kHz oscillator used, division by 8 |  |
|  |  |  | - | 122.07 | - | $\mu \mathrm{s}$ | 32 kHz oscillator used, division by 4 |  |
| Oscillation settling time(external clock and ceramic oscillator) | $\mathrm{t}_{\mathrm{RC}}$ | $\mathrm{OSC}_{1}, \mathrm{OSC}_{2}$ | - | - | 7.5 | ms |  | 2 |
| Oscillation settling time(crystal oscillator) | $\mathrm{t}_{\mathrm{Rc}}$ | $\mathrm{OSC}_{1}, \mathrm{OSC}_{2}$ | - | - | 30 | ms | $\mathrm{V}_{\mathrm{CC}}=2.0$ to 5.5 V | 2 |
|  |  | X1, X2 | - | - | 2 | s | $\mathrm{T}_{\mathrm{a}}=-10$ to $+60^{\circ} \mathrm{C}$ | 2 |
| External clock highlevel width | $\mathrm{t}_{\text {CPH }}$ | OSC ${ }_{1}$ | 105 | - | - | ns | $\mathrm{f}_{\mathrm{osc}}=4 \mathrm{MHZ}$ | 3 |
| External clock lowlevel width | $\mathrm{t}_{\text {CPL }}$ | OSC ${ }_{1}$ | 105 | - | - | ns | $\mathrm{f}_{\mathrm{osc}}=4 \mathrm{MHZ}$ | 3 |
| External clock rise time | $\mathrm{t}_{\text {CPr }}$ | $\mathrm{OSC}_{1}$ | - | - | 20 | ns | $\mathrm{f}_{\text {osc }}=4 \mathrm{MHZ}$ | 3 |
| External clock fall time | $\mathrm{t}_{\text {CPf }}$ | $\mathrm{OSC}_{1}$ | - | - | 20 | ns | $\mathrm{f}_{\mathrm{osc}}=4 \mathrm{MHZ}$ | 3 |
| $\overline{\mathrm{INT}}_{0}$ to $\mathrm{INT}_{1}$, EVNB,EVND, $\overline{\mathrm{WU}}_{0}$ to $\overline{W U}_{3}$ high-level width | $\mathrm{t}_{\mathrm{H}}$ | $\overline{\mathrm{INT}}_{0}$ to $\mathrm{INT}_{1}$, EVNB,EVND, $\overline{W U}_{0}$ to $\overline{\mathrm{WU}}_{3}$ | 2 | - | - | $\mathrm{t}_{\text {cyc }} / \mathrm{t}_{\text {subcyc }}$ |  | 4 |
| $\overline{\mathrm{NT}}_{0}$ to $\mathrm{INT}_{1}$, <br> EVNB,EVND, $\overline{\mathrm{WU}}_{0}$ to <br> $\mathrm{WU}_{3}$ low-level width | $t_{\text {Ll }}$ | $\overline{\mathrm{INT}}_{0}$ to $\mathrm{INT}_{1}$, EVNB,EVND, $\overline{W U}_{0}$ to $\mathrm{WU}_{3}$ | 2 | - | - | $\mathrm{t}_{\text {cyc }} / \mathrm{t}_{\text {subcyc }}$ |  | 4 |
| RESET low-level width | $\mathrm{t}_{\text {RSTL }}$ | RESET | 2 | - | - | $\mathrm{t}_{\text {cyc }}$ |  | 5 |
| RESET rise time | $\mathrm{t}_{\text {RSTr }}$ | RESET | - | - | 20 | ms |  | 5 |
| Input capacitance | $\mathrm{C}_{\text {in }}$ | All input pins except TEST | - | - | 15 | pF | $\mathrm{f}=1 \mathrm{MHz}, \mathrm{V}_{\text {in }}=0 \mathrm{~V}$ |  |
|  |  | TEST <br> (HD404888, HD4048812, HD404889, HCD404889, HD404899, HD404898, HD4048912, <br> HCD404899, HD404874, HD404878, HCD404878, HD404864, HD404868) | - | - | 15 | pF |  |  |
|  |  | TEST <br> (HD4074889, <br> HD4074899, <br> HD4074869) | - | - | 40 | pF |  |  |

## HD404889/HD404899/HD404878/HD404868 Series

Notes: 1. When the subsystem oscillator ( 32.768 kHz crystal oscillation) is used, use within the range $0.4 \mathrm{MHz} \leq \mathrm{f}_{\text {osc }} \leq 1.0 \mathrm{MHz}$ or $1.6 \mathrm{MHz} \leq f_{\mathrm{osc}} \leq 4.5 \mathrm{MHz}$. The SSR1 bit of the system clock select register (SSR) should be set to 0 and 1 , respectively.
2. The oscillation settling time is defined as follows:
(1) The time required for the oscillation to settle after $\mathrm{V}_{\mathrm{cc}}$ has reached min. at power-on.
(2) The time required for the oscillation to settle after RESET input has gone low when stop mode is cleared.
To ensure enough time for the oscillation to settle at power-on hold the $\overline{\text { RESET }}$ input low for at least time $t_{\mathrm{Rc}}$. The oscillation settling time will depend on the circuit constants and stray capacitance. The resonator should be determined in consultation with the resonator manufacturer. With regard to the system clock $\left(\mathrm{OSC}_{1}, \mathrm{OSC}_{2}\right)$, bits MIS1 and MIS0 in the miscellaneous register (MIS) should be set according to the oscillation settling time of the resonator used.
3. See figure 104.
4. See figure 105.
5. See figure 106.

Serial Interface Timing Characteristics (HD404888, HD4048812, HD404889, HD404898, HD4048912, HD404899, HD404874, HD404878, HD404864, HD404868: $\mathrm{V}_{\mathrm{CC}}=1.8 \mathrm{~V}$ to 5.5 V , $\mathrm{GND}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{a}}=-20^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$; HCD404889, HCD404899, HCD404878: $\mathrm{V}_{\mathrm{CC}}=1.8 \mathrm{~V}$ to 5.5 V , GND=0V, $\mathrm{Ta}=+75^{\circ} \mathrm{C}$; HD4074889, HD4074899, HD4074869: $\mathrm{V}_{\mathrm{CC}}=2.0 \mathrm{~V}$ to 5.5 V , $\mathrm{GND}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{a}}=-20^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$, unless otherwise specified)

| Item | Symbol | Pins | min. | typ. | max. | Unit | Test conditions | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Serial clock cycle time | $\mathrm{t}_{\text {scyc }}$ | $\overline{\text { SCK }}$ | 1 | - | - | $\mathrm{t}_{\mathrm{cyc}}$ | See load in figure 108 | 1 |
| Serial clock high-level width | $\mathrm{t}_{\text {SCKH }}$ | $\overline{\text { SCK }}$ | 0.4 | - | - | $\mathrm{t}_{\text {Scyc }}$ | See load in figure 108 | 1 |
| Serial clock low-level width | $\mathrm{t}_{\text {SCKL }}$ | $\overline{\text { SCK }}$ | 0.4 | - | - | $\mathrm{t}_{\text {Scyc }}$ | See load in figure 108 | 1 |
| Serial clock rise time | $\mathrm{t}_{\text {SC Kr }}$ | $\overline{\text { SCK }}$ | - | - | 100 | ns | See load in figure 108 | 1 |
| Serial clock fall time | $\mathrm{t}_{\text {SCKf }}$ | $\overline{\text { SCK }}$ | - | - | 100 | ns | See load in figure 108 | 1 |
| Serial output data delay time | $\mathrm{t}_{\text {DSO }}$ | SO | - | - | 300 | ns | See load in figure 108 | 1 |
| Serial input data setup time | $\mathrm{t}_{\text {SSI }}$ | SI | 200 | - | - | ns |  | 1 |
| Serial input data hold time | $\mathrm{t}_{\mathrm{HSI}}$ | SI | 200 | - | - | ns |  | 1 |

## HITACHI

During Serial Clock Input

| Item | Symbol | Pins | min. | typ. | max. | Unit | Test conditions | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Serial clock cycle time | $\mathrm{t}_{\text {scyc }}$ | $\overline{\text { SCK }}$ | 1 | - | - | $\mathrm{t}_{\text {cyc }}$ |  | 1 |
| Serial clock high-level width | $\mathrm{t}_{\text {SCKH }}$ | $\overline{\text { SCK }}$ | 0.4 | - | - | $\mathrm{t}_{\text {scyc }}$ |  | 1 |
| Serial clock low-level width | $\mathrm{t}_{\text {sckL }}$ | $\overline{\text { SCK }}$ | 0.4 | - | - | $\mathrm{t}_{\text {scyc }}$ |  | 1 |
| Serial clock rise time | $\mathrm{t}_{\text {sc Kr }}$ | $\overline{\text { SCK }}$ | - | - | 100 | ns |  | 1 |
| Serial clock fall time | $\mathrm{t}_{\text {SCKf }}$ | $\overline{\text { SCK }}$ | - | - | 100 | ns |  | 1 |
| Serial output data delay time | $\mathrm{t}_{\text {DSO }}$ | SO | - | - | 300 | ns | See load in figure 108 | 1 |
| Serial input data setup time | $\mathrm{t}_{\text {ss }}$ | SI | 200 | - | - | ns |  | 1 |
| Serial input data hold time | $\mathrm{t}_{\mathrm{HS}}$ | SI | 200 | - | - | ns |  | 1 |

Note: 1. See figure 107.


Figure 104 External Clock Input Waveform


Figure 105 Interrupt Timing
$\overline{\text { RESET }}$


Figure 106 Reset Timing


Figure 107 Serial Interface Timing


Figure 108 Timing Load Circuit

## HD404889/HD404899/HD404878/HD404868 Series

## Package Dimensions



## HD404889/HD404899/HD404878/HD404868 Series




## HD404889/HD404899/HD404878/HD404868 Series

## Note on ROM Ordering

Please note the following when ordering HD404888, HD4048812, HD404898 or HD4048912 ROM.
When ordering ROM, please fill the "Not used" areas below with all-1 data, to give the same amount of data as for the 16 -kwords version (HD404889, HD404899). The program that converts ROM data to mask drawing data is the same as that used for the 16 -kwords version, and therefore the same amount of data is necessary. This applies both to orders using EPROM and orders using data transmission.


## Note on ROM Ordering

Please note the following when ordering HD404874 or HD404864 ROM.
When ordering ROM, please fill the "Not used" areas below with all-1 data, to give the same amount of data as for the 8 -kwords version (HD404878, HD404868). The program that converts ROM data to mask drawing data is the same as that used for the 8 -kwords version, and therefore the same amount of data is necessary. This applies both to orders using EPROM and orders using data transmission.


## HITACHI

## HD404889/HD404899/HD404878/HD404868 Series

## Option List HD404888, HD4048812, HD404889, HCD404889

Please check off the appropriate applications and enter the necessary information.

| Date of order | Year | Month |
| :--- | :--- | :--- |
| Customer |  |  |
| Department |  |  |
| Name |  |  |
| ROM code name |  |  |
| LSI number (Hitachi entry) |  |  |

1. ROM Size

| $\square$ HD404888 | 8 kwords |
| :--- | :--- |
| $\square$ HD4048812 | 12 kwords |
| $\square$ HD404889 | 16 kwords |
| $\square$ HCD404889 | 16 kwords |

2. Function Options

* $\quad 32 \mathrm{kHz}$ CPU operation, realtime clock time base
* No 32 kHz CPU operation, realtime clock time base
- No 32 kHz CPU operation, no realtime clock time base

Note: When an asterisked item is selected, "crystal resonator" is necessary for subsystem oscillator (X1 X2).
3. ROM Code Data Organization

For a microcomputer with EPROM mounted (including a ZTAT ${ }^{\mathrm{TM}}$ microcomputer), specify the combined upper/lower type.

- Combined lower/upper type
- Both the lower 5 data bits $(\mathrm{L})$ and the upper 5 data bits $(\mathrm{U})$ are written to a single EPROM in the order LULULU...
- Separate lower/upper type
- The lower 5 data bits $(\mathrm{L})$ and upper 5 data bits $(\mathrm{U})$ are written to separate EPROMs respectively.

4. System Oscillator (OSC1-OSC2)

| $\square$ | Ceramic oscillator | $\mathrm{f}=$ | MHz |
| :--- | :--- | :--- | :--- |
| $\square$ | Crystal oscillator | $\mathrm{f}=$ | MHz |
| $\square$ | External clock | $\mathrm{f}=$ | MHz |

## HITACHI

## HD404889/HD404899/HD404878/HD404868 Series

| 5. | Subsystem Oscillator (X1 X2) |  |
| :--- | :--- | :--- |
| $\square$ | Not used | - |
| $\square$ | Crystal resonator | $f=32.768 \mathrm{kHz}$ |


| 6. | Stop Mode |
| :--- | :--- |
| $\square$ | Yes (used) |
| $\square$ | No (not used) |


| 7. | Package |
| :--- | :--- |
| $\square$ | FP-80A |
| $\square$ | TFP-80C |
| $\square$ | Chip |

Note: The specifications of shipped chips differ from those of the package product. Please contact our sales staff for details.

Option List HD404898, HD4048912, HD404899, HCD404899
Please check off the appropriate applications and enter the necessary information.

| Date of order | Year | Month | Day |
| :--- | :--- | :--- | :--- |
| Customer |  |  |  |
| Department |  |  |  |
| Name |  |  |  |
| ROM code name |  |  |  |
| LSI number (Hitachi entry) |  |  |  |

1. ROM Size

| $\square H D 404898$ | 8 kwords |
| :--- | :--- |
| $\square H D 4048912$ | 12 kwords |
| $\square H D 404899$ | 16 kwords |
| $\square$ HCD404899 | 16 kwords |

2. Function Options

| * a | 32 kHz CPU operation, realtime clock time base |
| :---: | :--- |
| * a | No 32 kHz CPU operation, realtime clock time base |
| $\square$ | No 32 kHz CPU operation, no realtime clock time base |
| Note: | When an asterisked item is selected, "crystal resonator" is necessary for subsystem oscillator (X1 |
|  | X2). |

3. ROM Code Data Organization

For a microcomputer with EPROM mounted (including a ZTAT ${ }^{T M}$ microcomputer), specify the combined upper/lower type.

- Combined lower/upper type
- Both the lower 5 data bits $(\mathrm{L})$ and the upper 5 data bits $(\mathrm{U})$ are written to a single EPROM in the order LULULU...
- Separate lower/upper type
- The lower 5 data bits $(\mathrm{L})$ and upper 5 data bits $(\mathrm{U})$ are written to separate EPROMs respectively.

4. System Oscillator (OSC1-OSC2)

| $\square$ | Ceramic oscillator | $\mathrm{f}=$ | MHz |
| :--- | :--- | :--- | :--- |
| $\square$ | Crystal oscillator | $\mathrm{f}=$ | MHz |
| $\square$ | External clock | $\mathrm{f}=$ | MHz |

## HITACHI

## HD404889/HD404899/HD404878/HD404868 Series

| 5. | Subsystem Oscillator (X1 X2) |  |
| :--- | :--- | :--- |
| $\square$ | Not used | - |
| $\square$ | Crystal resonator | $f=32.768 \mathrm{kHz}$ |


| 6. | Stop Mode |
| :--- | :--- |
| $\square$ | Yes (used) |
| $\square$ | No (not used) |


| 7. | Package |
| :--- | :--- |
| $\square$ | FP-80A |
| $\square$ | TFP-80C |
| $\square$ | Chip |

Note: The specifications of shipped chips differ from those of the package product. Please contact our sales staff for details.

## HD404889/HD404899/HD404878/HD404868 Series

Option List HD404874, HD404878, HCD404878

Please check off the appropriate applications and enter the necessary information.

| Date of order | Year | Month | Day |
| :--- | :--- | :--- | :--- |
| Customer |  |  |  |
| Department |  |  |  |
| Name |  |  |  |
| ROM code name |  |  |  |
| LSI number (Hitachi entry) |  |  |  |

1. ROM Size

| $\square$ HD404874 | 4 kwords |
| :--- | :--- |
| $\square$ HD404878 | 8 kwords |
| $\square$ HCD404878 | 8 kwords |

2. Function Options

*     - 32 kHz CPU operation, realtime clock time base
*     - No 32 kHz CPU operation, realtime clock time base
- No 32 kHz CPU operation, no realtime clock time base

Note: When an asterisked item is selected, "crystal resonator" is necessary for subsystem oscillator (X1 X2).
3. ROM Code Data Organization

For a microcomputer with EPROM mounted (including a ZTAT ${ }^{T M}$ microcomputer), specify the combined upper/lower type.

- Combined lower/upper type
- Both the lower 5 data bits ( L ) and the upper 5 data bits $(\mathrm{U})$ are written to a single EPROM in the order LULULU...
- Separate lower/upper type
- The lower 5 data bits (L) and upper 5 data bits (U) are written to separate EPROMs respectively.

4. System Oscillator (OSC1-OSC2)

| $\square$ | Ceramic oscillator | $\mathrm{f}=$ | MHz |
| :--- | :--- | :--- | :--- |
| $\square$ | Crystal oscillator | $\mathrm{f}=$ | MHz |
| $\square$ | External clock | $\mathrm{f}=$ | MHz |


| 5. | Subsystem Oscillator (X1 X2) |  |
| :--- | :--- | :--- |
| $\square$ | Not used | - |
| $\square$ | Crystal resonator | $f=32.768 \mathrm{kHz}$ |


| 6. | Stop Mode |
| :--- | :--- |
| $\square$ | Yes (used) |
| $\square$ | No (not used) |


| 7. | Package |
| :--- | :--- |
| $\square$ | FP-80A |
| $\square$ | TFP-80C |
| $\square$ | Chip |

Note: The specifications of shipped chips differ from those of the package product. Please contact our sales staff for details.

## HITACHI

## Option List HD404864, HD404868

Please check off the appropriate applications and enter the necessary information.

| Date of order | Year | Month | Day |
| :--- | :--- | :--- | :--- |
| Customer |  |  |  |
| Department |  |  |  |
| Name |  |  |  |
| ROM code name |  |  |  |
| LSI number (Hitachi entry) |  |  |  |

1. ROM Size

| aHD404864 | 4 kwords |
| :--- | :--- |
| aHD404868 | 8 kwords |

2. Function Options

*     - 32 kHz CPU operation, realtime clock time base
* No 32 kHz CPU operation, realtime clock time base
- No 32 kHz CPU operation, no realtime clock time base

Note: When an asterisked item is selected, "crystal resonator" is necessary for subsystem oscillator (X1 X2).
3. ROM Code Data Organization

For a microcomputer with EPROM mounted (including a ZTAT ${ }^{T M}$ microcomputer), specify the combined upper/lower type.

- Combined lower/upper type
- Both the lower 5 data bits $(\mathrm{L})$ and the upper 5 data bits $(\mathrm{U})$ are written to a single EPROM in the order LULULU...
- Separate lower/upper type
- The lower 5 data bits (L) and upper 5 data bits (U) are written to separate EPROMs respectively.

4. System Oscillator (OSC1-OSC2)

| $\square$ | Ceramic oscillator | $\mathrm{f}=$ | MHz |
| :--- | :--- | :--- | :--- |
| $\square$ | Crystal oscillator | $\mathrm{f}=$ | MHz |
| $\square$ | External clock | $\mathrm{f}=$ | MHz |


| 5. | Subsystem Oscillator (X1 X2) |  |
| :--- | :--- | :--- |
| $\square$ | Not used | - |
| $\square$ | Crystal resonator | $f=32.768 \mathrm{kHz}$ |


| 6. | Stop Mode |
| :--- | :--- |
| $\square$ | Yes (used) |
| $\square$ | No (not used) |


| 7. Package |
| :--- |
| $\square$ FP-64A |
| $\square$ DP-64S |

## HD404889/HD404899/HD404878/HD404868 Series

## Cautions

1. Hitachi neither warrants nor grants licenses of any rights of Hitachi's or any third party's patent, copyright, trademark, or other intellectual property rights for information contained in this document. Hitachi bears no responsibility for problems that may arise with third party's rights, including intellectual property rights, in connection with use of the information contained in this document.
2. Products and product specifications may be subject to change without notice. Confirm that you have received the latest product standards or specifications before final design, purchase or use.
3. Hitachi makes every attempt to ensure that its products are of high quality and reliability. However, contact Hitachi's sales office before using the product in an application that demands especially high quality and reliability or where its failure or malfunction may directly threaten human life or cause risk of bodily injury, such as aerospace, aeronautics, nuclear power, combustion control, transportation, traffic, safety equipment or medical equipment for life support.
4. Design your application so that the product is used within the ranges guaranteed by Hitachi particularly for maximum rating, operating supply voltage range, heat radiation characteristics, installation conditions and other characteristics. Hitachi bears no responsibility for failure or damage when used beyond the guaranteed ranges. Even within the guaranteed ranges, consider normally foreseeable failure rates or failure modes in semiconductor devices and employ systemic measures such as failsafes, so that the equipment incorporating Hitachi product does not cause bodily injury, fire or other consequential damage due to operation of the Hitachi product.
5. This product is not designed to be radiation resistant.
6. No one is permitted to reproduce or duplicate, in any form, the whole or part of this document without written approval from Hitachi.
7. Contact Hitachi's sales office for any questions regarding this document or Hitachi semiconductor products.

## HITACHI

Hitachi, Ltd.
Semiconductor \& Integrated Circuits.
Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan
Tel: Tokyo (03) 3270-2111 Fax: (03) 3270-5109
URL NorthAmerica : http:semiconductor.hitachi.com/ Europe : http://www.hitachi-eu.com/hel/ecg
Asia (Singapore) : http://www.has.hitachi.com.sg/grp3/sicd/index.htm
Asia (Taiwan) : http://www.hitachi.com.tw/E/Product/SICD_Frame.htm
Asia (HongKong) : http://www.hitachi.com.hk/eng/bo/grp3/index.htm
Japan $\quad \vdots$ http://www.hitachi.co.jp/Sicd/index.htm

## For further information write to:

| Hitachi Semiconductor | Hitachi Europe GmbH |  | Hitachi Asia (Hong Kong) Ltd. |
| :---: | :---: | :---: | :---: |
| (America) Inc. | Electronic components Group |  | Group III (Electronic Components) |
| 179 East Tasman Drive, | Dornacher Straße 3 | Hitachi Tower | 7/F., North Tower, World Finance Centre, |
| San Jose, CA 95134 | D-85622 Feldkirchen, Munich | Singapore 049318 | Harbour City, Canton Road, Tsim Sha Tsui, |
| Tel: <1> (408) 433-1990 | Germany | Tel: 535-2100 | Kowloon, Hong Kong |
| Fax: <1>(408) 433-0223 | $\begin{aligned} & \text { Tel:<49> (89) } 9 \text { 9180-0 } \\ & \text { Fax: <49> (89) } 9293000 \end{aligned}$ | Fax: 535-1533 | Tel: <852> (2) 7359218 Fax: <852> (2) 7300281 |
|  | Hitachi Europe Ltd. | Hitachi Asia Ltd. | Telex: 40815 HITEC HX |
|  | Electronic Components Group. | Taipei Branch Office |  |
|  | Whitebrook Park | 3F, Hung Kuo Building. No.167, |  |
|  | Lower Cookham Road | Tun-Hwa North Road, Taipei (105) |  |
|  | Maidenhead | Tel: <886> (2) 2718-3666 |  |
|  | Berkshire SL6 8YA, United Kingdom | Fax: <886> (2) 2718-8180 |  |
|  | Tel: <44> (1628) 585000 |  |  |
|  | Fax: <44> (1628) 778322 |  |  |


[^0]:    Note: In a reset, since the I/O control registers are reset, input/output pins go to the high-impedance state and peripheral function selections are cleared.

